SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE

PROBLEM TO BE SOLVED: To provide a selection transistor which can be manufactured with a small number of steps and can suppress shift of flat band voltage, and to provide a manufacturing method of a selection transistor, a memory device and a manufacturing method of a memory device.SOLUTION: The sel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TANAKA YOSHIJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TANAKA YOSHIJI
description PROBLEM TO BE SOLVED: To provide a selection transistor which can be manufactured with a small number of steps and can suppress shift of flat band voltage, and to provide a manufacturing method of a selection transistor, a memory device and a manufacturing method of a memory device.SOLUTION: The selection transistor for use in a memory device including multiple memory transistors connected in series includes a tunnel insulation layer formed on a semiconductor substrate, a charge storage layer formed on the tunnel insulation layer, a blocking insulation layer formed on the charge storage layer and irradiated with a gas cluster ion beam containing argon as a source gas, a gate electrode formed on the blocking insulation layer, and a source/drain region formed in the semiconductor substrate on both sides of the gate electrode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012248701A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012248701A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012248701A3</originalsourceid><addsrcrecordid>eNrjZKgOdvVxdQ7x9PdTCAly9Av2DA7xD9JR8HX0C3VzdA4JDfL0c1fwdQ3x8HdR8HdTwKHa1dc_KFLBxTXM09lVwdHPBad-FJU8DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwNDIyMTC3MDQ0ZgoRQAKOzub</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE</title><source>esp@cenet</source><creator>TANAKA YOSHIJI</creator><creatorcontrib>TANAKA YOSHIJI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a selection transistor which can be manufactured with a small number of steps and can suppress shift of flat band voltage, and to provide a manufacturing method of a selection transistor, a memory device and a manufacturing method of a memory device.SOLUTION: The selection transistor for use in a memory device including multiple memory transistors connected in series includes a tunnel insulation layer formed on a semiconductor substrate, a charge storage layer formed on the tunnel insulation layer, a blocking insulation layer formed on the charge storage layer and irradiated with a gas cluster ion beam containing argon as a source gas, a gate electrode formed on the blocking insulation layer, and a source/drain region formed in the semiconductor substrate on both sides of the gate electrode.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121213&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012248701A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121213&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012248701A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANAKA YOSHIJI</creatorcontrib><title>SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a selection transistor which can be manufactured with a small number of steps and can suppress shift of flat band voltage, and to provide a manufacturing method of a selection transistor, a memory device and a manufacturing method of a memory device.SOLUTION: The selection transistor for use in a memory device including multiple memory transistors connected in series includes a tunnel insulation layer formed on a semiconductor substrate, a charge storage layer formed on the tunnel insulation layer, a blocking insulation layer formed on the charge storage layer and irradiated with a gas cluster ion beam containing argon as a source gas, a gate electrode formed on the blocking insulation layer, and a source/drain region formed in the semiconductor substrate on both sides of the gate electrode.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZKgOdvVxdQ7x9PdTCAly9Av2DA7xD9JR8HX0C3VzdA4JDfL0c1fwdQ3x8HdR8HdTwKHa1dc_KFLBxTXM09lVwdHPBad-FJU8DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwNDIyMTC3MDQ0ZgoRQAKOzub</recordid><startdate>20121213</startdate><enddate>20121213</enddate><creator>TANAKA YOSHIJI</creator><scope>EVB</scope></search><sort><creationdate>20121213</creationdate><title>SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE</title><author>TANAKA YOSHIJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012248701A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TANAKA YOSHIJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANAKA YOSHIJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE</title><date>2012-12-13</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To provide a selection transistor which can be manufactured with a small number of steps and can suppress shift of flat band voltage, and to provide a manufacturing method of a selection transistor, a memory device and a manufacturing method of a memory device.SOLUTION: The selection transistor for use in a memory device including multiple memory transistors connected in series includes a tunnel insulation layer formed on a semiconductor substrate, a charge storage layer formed on the tunnel insulation layer, a blocking insulation layer formed on the charge storage layer and irradiated with a gas cluster ion beam containing argon as a source gas, a gate electrode formed on the blocking insulation layer, and a source/drain region formed in the semiconductor substrate on both sides of the gate electrode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2012248701A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SELECTION TRANSISTOR, MANUFACTURING METHOD OF SELECTION TRANSISTOR, MEMORY DEVICE AND MANUFACTURING METHOD OF MEMORY DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T07%3A04%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANAKA%20YOSHIJI&rft.date=2012-12-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012248701A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true