SEMICONDUCTOR DEVICE WITH NONVOLATILE MEMORY AND ACCESS CONTROL METHOD TO NONVOLATILE MEMORY

PROBLEM TO BE SOLVED: To provide a semiconductor device which prevents continuation of unnecessary read access to a nonvolatile memory in which stress occurs by a read operation such as a fuse memory or an anti-fuse memory before system reset is completed after power application.SOLUTION: A semicond...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: NARITAKE ISAO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor device which prevents continuation of unnecessary read access to a nonvolatile memory in which stress occurs by a read operation such as a fuse memory or an anti-fuse memory before system reset is completed after power application.SOLUTION: A semiconductor device includes: a nonvolatile memory which stores data of n words (n is an integer equal to or larger than 2), and can be accessed in synchronization with access clocks when a chip enable signal is active; and a counter circuit which counts the access clocks, prohibits access to the nonvolatile memory when a count value reaches n, and is reset when the chip enable signal becomes inactive. Preferably, the semiconductor device further includes a volatile memory, transfers data on the nonvolatile memory to the volatile memory by system reset, and accesses the volatile memory instead of read access to the nonvolatile memory.