IMAGE FORMING APPARATUS

PROBLEM TO BE SOLVED: To reduce power consumption and heat generation of a PLL (phase-locked loop) circuit used in an image forming apparatus.SOLUTION: The image forming apparatus 110 forms an image by forming an electrostatic latent image on a photoreceptor 11 with a laser beam, developing the elec...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YANO YUZURU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To reduce power consumption and heat generation of a PLL (phase-locked loop) circuit used in an image forming apparatus.SOLUTION: The image forming apparatus 110 forms an image by forming an electrostatic latent image on a photoreceptor 11 with a laser beam, developing the electrostatic latent image with a developer to obtain a developer image, and transferring the developer image to a sheet P. The image forming apparatus includes: a light source 43 which outputs the laser beam for exposing the photoreceptor; a PLL circuit 203 which generates a multiplied clock that is obtained by multiplying a reference clock; a pulse-width modulating circuit 54 which outputs a pulse-width-modulated signal in accordance with image data and the multiplied clock in order to drive the light source; and a CPU 50 which obtains image data to be input to the pulse-width modulating circuit and, when it is unnecessary to output the pulse-width-modulated signal in accordance with the obtained image data, stops a driving of the PLL circuit.