LAYOUT DATA ERROR DETERMINATION METHOD, LAYOUT DATA ERROR DETERMINATION DEVICE, LAYOUT DATA CREATION DEVICE, LAYOUT DATA ERROR DETERMINATION PROGRAM

LAYOUT DATA ERROR DETERMINATION METHOD, LAYOUT DATA ERROR DETERMINATION DEVICE, LAYOUT DATA CREATION DEVICE, LAYOUT DATA ERROR DETERMINATION PROGRAM

PROBLEM TO BE SOLVED: To provide a layout data error determination method, a layout data error determination device, a layout data creation device, and a layout data error determination program capable of easily creating layout data for determination, and eliminating pseudo errors from a design rule...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HOSHINO NAOHIKO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a layout data error determination method, a layout data error determination device, a layout data creation device, and a layout data error determination program capable of easily creating layout data for determination, and eliminating pseudo errors from a design rule check result by previously predicting portions where pseudo errors may appear in the layout data.SOLUTION: The layout data error determination method includes a layout verification step and a design rule determination step. The design rule determination step has an error identifier application step and an error confirmation step.