SEMICONDUCTOR INTEGRATED CIRCUIT

PROBLEM TO BE SOLVED: To reduce power consumption during a read operation in a semiconductor integrated circuit provided with memory cells in which the source and the drain of a reading transistor are connected to a word line and a bit line.SOLUTION: Memory cells 10, 11 include a read port having a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SUZUKI RIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To reduce power consumption during a read operation in a semiconductor integrated circuit provided with memory cells in which the source and the drain of a reading transistor are connected to a word line and a bit line.SOLUTION: Memory cells 10, 11 include a read port having a reading transistor QN5. The transistor QN5 has a source and a drain that are connected to a read word line XRWL1 and a read bit line RBL1, and a gate that is connected to a storage node n1. A sense amplifier 17 includes PMOS cross-couples QP13, QP14, and transistors QP13, QP14 have sources connected to read bit lines RBL1, XRBL1 respectively, and drains connected to sense nodes s1, xs1.