SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor device having a structure excellent in a yield, and a method of manufacturing the same.SOLUTION: The semiconductor device comprises: a substrate; a multilayer wiring layer formed on the substrate, and in which a plurality of wiring layers composed of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KUME IPPEI, KAWAHARA JUN, HAYASHI YOSHIHIRO, INOUE HISAYA, SHIRAI HIROKI, HIJIOKA KENICHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUME IPPEI
KAWAHARA JUN
HAYASHI YOSHIHIRO
INOUE HISAYA
SHIRAI HIROKI
HIJIOKA KENICHIRO
description PROBLEM TO BE SOLVED: To provide a semiconductor device having a structure excellent in a yield, and a method of manufacturing the same.SOLUTION: The semiconductor device comprises: a substrate; a multilayer wiring layer formed on the substrate, and in which a plurality of wiring layers composed of wiring and an insulation layer is laminated; a memory circuit formed in a memory circuit area in the substrate in a plane view, and having one or more capacitive elements buried in the multilayer wiring layer and a peripheral circuit; and a logical circuit formed in a logical circuit area which is different from the memory circuit area in the substrate in the plane view. the capacitive element is composed of a lower electrode, a capacitive insulating film, an upper electrode, a buried electrode, and an upper connection wiring. The upper connection wiring and the buried electrode is integrally configured from the same material. Between the upper connection wiring and the lower electrode, at least one piece of wiring configuring the logical circuit is provided, and an upper surface of the upper connection wiring and an upper surface of the wiring configuring the logical circuit formed on the same wiring layer as the upper connection wiring configure the same surface.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012004533A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012004533A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012004533A3</originalsourceid><addsrcrecordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRgaGRiYmBobOxoTpQgA5xksgw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>KUME IPPEI ; KAWAHARA JUN ; HAYASHI YOSHIHIRO ; INOUE HISAYA ; SHIRAI HIROKI ; HIJIOKA KENICHIRO</creator><creatorcontrib>KUME IPPEI ; KAWAHARA JUN ; HAYASHI YOSHIHIRO ; INOUE HISAYA ; SHIRAI HIROKI ; HIJIOKA KENICHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor device having a structure excellent in a yield, and a method of manufacturing the same.SOLUTION: The semiconductor device comprises: a substrate; a multilayer wiring layer formed on the substrate, and in which a plurality of wiring layers composed of wiring and an insulation layer is laminated; a memory circuit formed in a memory circuit area in the substrate in a plane view, and having one or more capacitive elements buried in the multilayer wiring layer and a peripheral circuit; and a logical circuit formed in a logical circuit area which is different from the memory circuit area in the substrate in the plane view. the capacitive element is composed of a lower electrode, a capacitive insulating film, an upper electrode, a buried electrode, and an upper connection wiring. The upper connection wiring and the buried electrode is integrally configured from the same material. Between the upper connection wiring and the lower electrode, at least one piece of wiring configuring the logical circuit is provided, and an upper surface of the upper connection wiring and an upper surface of the wiring configuring the logical circuit formed on the same wiring layer as the upper connection wiring configure the same surface.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120105&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012004533A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120105&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012004533A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUME IPPEI</creatorcontrib><creatorcontrib>KAWAHARA JUN</creatorcontrib><creatorcontrib>HAYASHI YOSHIHIRO</creatorcontrib><creatorcontrib>INOUE HISAYA</creatorcontrib><creatorcontrib>SHIRAI HIROKI</creatorcontrib><creatorcontrib>HIJIOKA KENICHIRO</creatorcontrib><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor device having a structure excellent in a yield, and a method of manufacturing the same.SOLUTION: The semiconductor device comprises: a substrate; a multilayer wiring layer formed on the substrate, and in which a plurality of wiring layers composed of wiring and an insulation layer is laminated; a memory circuit formed in a memory circuit area in the substrate in a plane view, and having one or more capacitive elements buried in the multilayer wiring layer and a peripheral circuit; and a logical circuit formed in a logical circuit area which is different from the memory circuit area in the substrate in the plane view. the capacitive element is composed of a lower electrode, a capacitive insulating film, an upper electrode, a buried electrode, and an upper connection wiring. The upper connection wiring and the buried electrode is integrally configured from the same material. Between the upper connection wiring and the lower electrode, at least one piece of wiring configuring the logical circuit is provided, and an upper surface of the upper connection wiring and an upper surface of the wiring configuring the logical circuit formed on the same wiring layer as the upper connection wiring configure the same surface.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRgaGRiYmBobOxoTpQgA5xksgw</recordid><startdate>20120105</startdate><enddate>20120105</enddate><creator>KUME IPPEI</creator><creator>KAWAHARA JUN</creator><creator>HAYASHI YOSHIHIRO</creator><creator>INOUE HISAYA</creator><creator>SHIRAI HIROKI</creator><creator>HIJIOKA KENICHIRO</creator><scope>EVB</scope></search><sort><creationdate>20120105</creationdate><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><author>KUME IPPEI ; KAWAHARA JUN ; HAYASHI YOSHIHIRO ; INOUE HISAYA ; SHIRAI HIROKI ; HIJIOKA KENICHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012004533A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KUME IPPEI</creatorcontrib><creatorcontrib>KAWAHARA JUN</creatorcontrib><creatorcontrib>HAYASHI YOSHIHIRO</creatorcontrib><creatorcontrib>INOUE HISAYA</creatorcontrib><creatorcontrib>SHIRAI HIROKI</creatorcontrib><creatorcontrib>HIJIOKA KENICHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUME IPPEI</au><au>KAWAHARA JUN</au><au>HAYASHI YOSHIHIRO</au><au>INOUE HISAYA</au><au>SHIRAI HIROKI</au><au>HIJIOKA KENICHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><date>2012-01-05</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor device having a structure excellent in a yield, and a method of manufacturing the same.SOLUTION: The semiconductor device comprises: a substrate; a multilayer wiring layer formed on the substrate, and in which a plurality of wiring layers composed of wiring and an insulation layer is laminated; a memory circuit formed in a memory circuit area in the substrate in a plane view, and having one or more capacitive elements buried in the multilayer wiring layer and a peripheral circuit; and a logical circuit formed in a logical circuit area which is different from the memory circuit area in the substrate in the plane view. the capacitive element is composed of a lower electrode, a capacitive insulating film, an upper electrode, a buried electrode, and an upper connection wiring. The upper connection wiring and the buried electrode is integrally configured from the same material. Between the upper connection wiring and the lower electrode, at least one piece of wiring configuring the logical circuit is provided, and an upper surface of the upper connection wiring and an upper surface of the wiring configuring the logical circuit formed on the same wiring layer as the upper connection wiring configure the same surface.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2012004533A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T07%3A32%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUME%20IPPEI&rft.date=2012-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012004533A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true