CIRCUIT OPERATION VERIFICATION SYSTEM AND VERIFICATION ENVIRONMENT CONFIGURATION METHOD
PROBLEM TO BE SOLVED: To achieve high-speed operation verification of a semiconductor integrated circuit, and to secure flexibility and controllability relative to the operation verification.SOLUTION: A circuit operation verification system includes a computer, a programmable logic device constituti...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To achieve high-speed operation verification of a semiconductor integrated circuit, and to secure flexibility and controllability relative to the operation verification.SOLUTION: A circuit operation verification system includes a computer, a programmable logic device constituting a circuit to be tested, a test bench unit for performing operation verification of the circuit to be tested. The test bench unit includes a software portion achieved by the execution of software by the computer and a hardware portion configured on the programmable logic device together with the circuit to be tested. The hardware portion has a hardware function which generates a test pattern and conducts an operation verification by inputting the test pattern to the circuit to be tested. The hardware function can be controlled by changing a control parameter. The software portion variably sets the control parameter. |
---|