DATA SIGNAL EVALUATION APPARATUS
PROBLEM TO BE SOLVED: To reduce costs by measuring an error rate and displaying a waveform without changing the connection of a cable. SOLUTION: A data signal evaluation apparatus has: a serial/parallel converting section 25 for converting a data signal Sx serially inputted from a signal input termi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SUZUKI SEIYA NISHIOHARA MASANORI MURAKAMI TAKASHI |
| description | PROBLEM TO BE SOLVED: To reduce costs by measuring an error rate and displaying a waveform without changing the connection of a cable. SOLUTION: A data signal evaluation apparatus has: a serial/parallel converting section 25 for converting a data signal Sx serially inputted from a signal input terminal 22 into an M-bit parallel data signal Sxm; an error rate measuring section 30 for measuring an error rate of the data signal Sxm; a programmable frequency divider 35 for frequency-dividing a first frequency division clock Cm synchronized to the data signal Sxm at a designated frequency dividing ratio N; a trigger signal generating section 40 for generating a trigger signal TRG for sampling start timing determination synchronized with the frequency-divided second frequency division clock Cn; a sampling signal generating section 45 for generating a sampling signal Cs from the timing in which the trigger signal TRG is received; a sampling section 50 for sampling the data signal Sx in response to the sampling signal Cs; a display 24; and a display processing section 60 for displaying an error rate measurement result E and a waveform of the data signal Sx on the display 24. These are provided in a common housing 21. COPYRIGHT: (C)2011,JPO&INPIT |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011135507A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011135507A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011135507A3</originalsourceid><addsrcrecordid>eNrjZFBwcQxxVAj2dPdz9FFwDXP0CXUM8fT3U3AMCHAMcgwJDeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhoaGxqamBuaOxkQpAgA04CJO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DATA SIGNAL EVALUATION APPARATUS</title><source>esp@cenet</source><creator>SUZUKI SEIYA ; NISHIOHARA MASANORI ; MURAKAMI TAKASHI</creator><creatorcontrib>SUZUKI SEIYA ; NISHIOHARA MASANORI ; MURAKAMI TAKASHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To reduce costs by measuring an error rate and displaying a waveform without changing the connection of a cable. SOLUTION: A data signal evaluation apparatus has: a serial/parallel converting section 25 for converting a data signal Sx serially inputted from a signal input terminal 22 into an M-bit parallel data signal Sxm; an error rate measuring section 30 for measuring an error rate of the data signal Sxm; a programmable frequency divider 35 for frequency-dividing a first frequency division clock Cm synchronized to the data signal Sxm at a designated frequency dividing ratio N; a trigger signal generating section 40 for generating a trigger signal TRG for sampling start timing determination synchronized with the frequency-divided second frequency division clock Cn; a sampling signal generating section 45 for generating a sampling signal Cs from the timing in which the trigger signal TRG is received; a sampling section 50 for sampling the data signal Sx in response to the sampling signal Cs; a display 24; and a display processing section 60 for displaying an error rate measurement result E and a waveform of the data signal Sx on the display 24. These are provided in a common housing 21. COPYRIGHT: (C)2011,JPO&INPIT</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110707&DB=EPODOC&CC=JP&NR=2011135507A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110707&DB=EPODOC&CC=JP&NR=2011135507A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUZUKI SEIYA</creatorcontrib><creatorcontrib>NISHIOHARA MASANORI</creatorcontrib><creatorcontrib>MURAKAMI TAKASHI</creatorcontrib><title>DATA SIGNAL EVALUATION APPARATUS</title><description>PROBLEM TO BE SOLVED: To reduce costs by measuring an error rate and displaying a waveform without changing the connection of a cable. SOLUTION: A data signal evaluation apparatus has: a serial/parallel converting section 25 for converting a data signal Sx serially inputted from a signal input terminal 22 into an M-bit parallel data signal Sxm; an error rate measuring section 30 for measuring an error rate of the data signal Sxm; a programmable frequency divider 35 for frequency-dividing a first frequency division clock Cm synchronized to the data signal Sxm at a designated frequency dividing ratio N; a trigger signal generating section 40 for generating a trigger signal TRG for sampling start timing determination synchronized with the frequency-divided second frequency division clock Cn; a sampling signal generating section 45 for generating a sampling signal Cs from the timing in which the trigger signal TRG is received; a sampling section 50 for sampling the data signal Sx in response to the sampling signal Cs; a display 24; and a display processing section 60 for displaying an error rate measurement result E and a waveform of the data signal Sx on the display 24. These are provided in a common housing 21. COPYRIGHT: (C)2011,JPO&INPIT</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBwcQxxVAj2dPdz9FFwDXP0CXUM8fT3U3AMCHAMcgwJDeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhoaGxqamBuaOxkQpAgA04CJO</recordid><startdate>20110707</startdate><enddate>20110707</enddate><creator>SUZUKI SEIYA</creator><creator>NISHIOHARA MASANORI</creator><creator>MURAKAMI TAKASHI</creator><scope>EVB</scope></search><sort><creationdate>20110707</creationdate><title>DATA SIGNAL EVALUATION APPARATUS</title><author>SUZUKI SEIYA ; NISHIOHARA MASANORI ; MURAKAMI TAKASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011135507A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>SUZUKI SEIYA</creatorcontrib><creatorcontrib>NISHIOHARA MASANORI</creatorcontrib><creatorcontrib>MURAKAMI TAKASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUZUKI SEIYA</au><au>NISHIOHARA MASANORI</au><au>MURAKAMI TAKASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DATA SIGNAL EVALUATION APPARATUS</title><date>2011-07-07</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To reduce costs by measuring an error rate and displaying a waveform without changing the connection of a cable. SOLUTION: A data signal evaluation apparatus has: a serial/parallel converting section 25 for converting a data signal Sx serially inputted from a signal input terminal 22 into an M-bit parallel data signal Sxm; an error rate measuring section 30 for measuring an error rate of the data signal Sxm; a programmable frequency divider 35 for frequency-dividing a first frequency division clock Cm synchronized to the data signal Sxm at a designated frequency dividing ratio N; a trigger signal generating section 40 for generating a trigger signal TRG for sampling start timing determination synchronized with the frequency-divided second frequency division clock Cn; a sampling signal generating section 45 for generating a sampling signal Cs from the timing in which the trigger signal TRG is received; a sampling section 50 for sampling the data signal Sx in response to the sampling signal Cs; a display 24; and a display processing section 60 for displaying an error rate measurement result E and a waveform of the data signal Sx on the display 24. These are provided in a common housing 21. COPYRIGHT: (C)2011,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2011135507A |
| source | esp@cenet |
| subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | DATA SIGNAL EVALUATION APPARATUS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T15%3A00%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUZUKI%20SEIYA&rft.date=2011-07-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011135507A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |