MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME

MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME

PROBLEM TO BE SOLVED: To provide a high-density multilayer wiring board excellent in flip-chip connectivity and wire bond connectivity, and also capable of securing a filter function when used as a wiring board composing a SAW device, and to provide a method of manufacturing the multilayer wiring bo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ISHIHARA MITSUYASU, KODAIRA MASAYUKI, NISHIDA TAKANORI, ISODA SATOSHI
Format: Patent
Sprache:eng
Schlagworte:
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ISHIHARA MITSUYASU
KODAIRA MASAYUKI
NISHIDA TAKANORI
ISODA SATOSHI
description PROBLEM TO BE SOLVED: To provide a high-density multilayer wiring board excellent in flip-chip connectivity and wire bond connectivity, and also capable of securing a filter function when used as a wiring board composing a SAW device, and to provide a method of manufacturing the multilayer wiring board. SOLUTION: The multilayer wiring board includes wiring patterns and insulating layers provided alternately and has an interlayer connection penetrating through each insulating layer to connect between the wiring patterns. In the multilayer wiring board and a method of manufacturing the multilayer wiring board, the interlayer connection is formed by filled vias formed by plating, and the wiring pattern in the outermost layer is formed of a metal foil arranged on the interlayer connection and connected to the filled vias formed by plating. COPYRIGHT: (C)2011,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011119722A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011119722A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011119722A3</originalsourceid><addsrcrecordid>eNrjZLD1DfUJ8fRxjHQNUgj3DPL0c1dw8ncMctFRcPRzUfB1DfHwd1Hwd1PwdfQLdXN0DgkFKwnxcFUIdvR15WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGQGBpbmTkaEyUIgBoSyn8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>ISHIHARA MITSUYASU ; KODAIRA MASAYUKI ; NISHIDA TAKANORI ; ISODA SATOSHI</creator><creatorcontrib>ISHIHARA MITSUYASU ; KODAIRA MASAYUKI ; NISHIDA TAKANORI ; ISODA SATOSHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a high-density multilayer wiring board excellent in flip-chip connectivity and wire bond connectivity, and also capable of securing a filter function when used as a wiring board composing a SAW device, and to provide a method of manufacturing the multilayer wiring board. SOLUTION: The multilayer wiring board includes wiring patterns and insulating layers provided alternately and has an interlayer connection penetrating through each insulating layer to connect between the wiring patterns. In the multilayer wiring board and a method of manufacturing the multilayer wiring board, the interlayer connection is formed by filled vias formed by plating, and the wiring pattern in the outermost layer is formed of a metal foil arranged on the interlayer connection and connected to the filled vias formed by plating. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110616&amp;DB=EPODOC&amp;CC=JP&amp;NR=2011119722A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110616&amp;DB=EPODOC&amp;CC=JP&amp;NR=2011119722A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ISHIHARA MITSUYASU</creatorcontrib><creatorcontrib>KODAIRA MASAYUKI</creatorcontrib><creatorcontrib>NISHIDA TAKANORI</creatorcontrib><creatorcontrib>ISODA SATOSHI</creatorcontrib><title>MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME</title><description>PROBLEM TO BE SOLVED: To provide a high-density multilayer wiring board excellent in flip-chip connectivity and wire bond connectivity, and also capable of securing a filter function when used as a wiring board composing a SAW device, and to provide a method of manufacturing the multilayer wiring board. SOLUTION: The multilayer wiring board includes wiring patterns and insulating layers provided alternately and has an interlayer connection penetrating through each insulating layer to connect between the wiring patterns. In the multilayer wiring board and a method of manufacturing the multilayer wiring board, the interlayer connection is formed by filled vias formed by plating, and the wiring pattern in the outermost layer is formed of a metal foil arranged on the interlayer connection and connected to the filled vias formed by plating. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD1DfUJ8fRxjHQNUgj3DPL0c1dw8ncMctFRcPRzUfB1DfHwd1Hwd1PwdfQLdXN0DgkFKwnxcFUIdvR15WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGQGBpbmTkaEyUIgBoSyn8</recordid><startdate>20110616</startdate><enddate>20110616</enddate><creator>ISHIHARA MITSUYASU</creator><creator>KODAIRA MASAYUKI</creator><creator>NISHIDA TAKANORI</creator><creator>ISODA SATOSHI</creator><scope>EVB</scope></search><sort><creationdate>20110616</creationdate><title>MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME</title><author>ISHIHARA MITSUYASU ; KODAIRA MASAYUKI ; NISHIDA TAKANORI ; ISODA SATOSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011119722A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>ISHIHARA MITSUYASU</creatorcontrib><creatorcontrib>KODAIRA MASAYUKI</creatorcontrib><creatorcontrib>NISHIDA TAKANORI</creatorcontrib><creatorcontrib>ISODA SATOSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ISHIHARA MITSUYASU</au><au>KODAIRA MASAYUKI</au><au>NISHIDA TAKANORI</au><au>ISODA SATOSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME</title><date>2011-06-16</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To provide a high-density multilayer wiring board excellent in flip-chip connectivity and wire bond connectivity, and also capable of securing a filter function when used as a wiring board composing a SAW device, and to provide a method of manufacturing the multilayer wiring board. SOLUTION: The multilayer wiring board includes wiring patterns and insulating layers provided alternately and has an interlayer connection penetrating through each insulating layer to connect between the wiring patterns. In the multilayer wiring board and a method of manufacturing the multilayer wiring board, the interlayer connection is formed by filled vias formed by plating, and the wiring pattern in the outermost layer is formed of a metal foil arranged on the interlayer connection and connected to the filled vias formed by plating. COPYRIGHT: (C)2011,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2011119722A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title MULTILAYER WIRING BOARD, AND METHOD OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T00%3A07%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ISHIHARA%20MITSUYASU&rft.date=2011-06-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011119722A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true