HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM
PROBLEM TO BE SOLVED: To solve such a problem that writing/reading of different data for each of processors causes a comparison mismatch, resulting in operation stop as a case in which an ECC error history is left in a register, in a highly reliable controller of a multiple system.SOLUTION: For an a...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | IWASAKI SHIGEAKI INADA MAMORU SHIMA YASUSUKE OMORI YASUHISA |
| description | PROBLEM TO BE SOLVED: To solve such a problem that writing/reading of different data for each of processors causes a comparison mismatch, resulting in operation stop as a case in which an ECC error history is left in a register, in a highly reliable controller of a multiple system.SOLUTION: For an access to an A system storage device 1, in particular, an A system side read access 28, while read data (0x3) is transferred from the A system storage device 1 to an A system processor 2, the same data (0x3) as that of an A system side is distributed to a B system side through a comparator 7 and is also transferred to a B system processor 3. Within the comparator 7, the data (0x3) on the A system side is compared with the distributed same data (0x3) on the B system side, and therefore an operation can be continued as a comparison match. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011014011A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011014011A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011014011A3</originalsourceid><addsrcrecordid>eNrjZND18HT38IlUCHL18XR08nFVcPb3Cwny9_FxDVLwd1PwDfUJ8QwACgdHBoe4-vIwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDQ0MDQxMg6WhMlCIAFY0l7Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM</title><source>esp@cenet</source><creator>IWASAKI SHIGEAKI ; INADA MAMORU ; SHIMA YASUSUKE ; OMORI YASUHISA</creator><creatorcontrib>IWASAKI SHIGEAKI ; INADA MAMORU ; SHIMA YASUSUKE ; OMORI YASUHISA</creatorcontrib><description>PROBLEM TO BE SOLVED: To solve such a problem that writing/reading of different data for each of processors causes a comparison mismatch, resulting in operation stop as a case in which an ECC error history is left in a register, in a highly reliable controller of a multiple system.SOLUTION: For an access to an A system storage device 1, in particular, an A system side read access 28, while read data (0x3) is transferred from the A system storage device 1 to an A system processor 2, the same data (0x3) as that of an A system side is distributed to a B system side through a comparator 7 and is also transferred to a B system processor 3. Within the comparator 7, the data (0x3) on the A system side is compared with the distributed same data (0x3) on the B system side, and therefore an operation can be continued as a comparison match.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110120&DB=EPODOC&CC=JP&NR=2011014011A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110120&DB=EPODOC&CC=JP&NR=2011014011A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IWASAKI SHIGEAKI</creatorcontrib><creatorcontrib>INADA MAMORU</creatorcontrib><creatorcontrib>SHIMA YASUSUKE</creatorcontrib><creatorcontrib>OMORI YASUHISA</creatorcontrib><title>HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM</title><description>PROBLEM TO BE SOLVED: To solve such a problem that writing/reading of different data for each of processors causes a comparison mismatch, resulting in operation stop as a case in which an ECC error history is left in a register, in a highly reliable controller of a multiple system.SOLUTION: For an access to an A system storage device 1, in particular, an A system side read access 28, while read data (0x3) is transferred from the A system storage device 1 to an A system processor 2, the same data (0x3) as that of an A system side is distributed to a B system side through a comparator 7 and is also transferred to a B system processor 3. Within the comparator 7, the data (0x3) on the A system side is compared with the distributed same data (0x3) on the B system side, and therefore an operation can be continued as a comparison match.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND18HT38IlUCHL18XR08nFVcPb3Cwny9_FxDVLwd1PwDfUJ8QwACgdHBoe4-vIwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDQ0MDQxMg6WhMlCIAFY0l7Q</recordid><startdate>20110120</startdate><enddate>20110120</enddate><creator>IWASAKI SHIGEAKI</creator><creator>INADA MAMORU</creator><creator>SHIMA YASUSUKE</creator><creator>OMORI YASUHISA</creator><scope>EVB</scope></search><sort><creationdate>20110120</creationdate><title>HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM</title><author>IWASAKI SHIGEAKI ; INADA MAMORU ; SHIMA YASUSUKE ; OMORI YASUHISA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011014011A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>IWASAKI SHIGEAKI</creatorcontrib><creatorcontrib>INADA MAMORU</creatorcontrib><creatorcontrib>SHIMA YASUSUKE</creatorcontrib><creatorcontrib>OMORI YASUHISA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IWASAKI SHIGEAKI</au><au>INADA MAMORU</au><au>SHIMA YASUSUKE</au><au>OMORI YASUHISA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM</title><date>2011-01-20</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To solve such a problem that writing/reading of different data for each of processors causes a comparison mismatch, resulting in operation stop as a case in which an ECC error history is left in a register, in a highly reliable controller of a multiple system.SOLUTION: For an access to an A system storage device 1, in particular, an A system side read access 28, while read data (0x3) is transferred from the A system storage device 1 to an A system processor 2, the same data (0x3) as that of an A system side is distributed to a B system side through a comparator 7 and is also transferred to a B system processor 3. Within the comparator 7, the data (0x3) on the A system side is compared with the distributed same data (0x3) on the B system side, and therefore an operation can be continued as a comparison match.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2011014011A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | HIGHLY RELIABLE CONTROLLER OF MULTIPLE SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T09%3A56%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IWASAKI%20SHIGEAKI&rft.date=2011-01-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011014011A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |