COMPUTER SYSTEM INCLUDING RECONFIGURABLE ARITHMETIC DEVICE, AND RECONFIGURABLE ARITHMETIC DEVICE

PROBLEM TO BE SOLVED: To achieve a computer system equipped with a reconfigurable arithmetic device for shortening a processing time according to an arithmetic operation.SOLUTION: The computer system includes a CPU 1, an RAM I/F 2, and the reconfigurable arithmetic device 4. The reconfigurable arith...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KASAMA ICHIRO, FURUKAWA HIROSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To achieve a computer system equipped with a reconfigurable arithmetic device for shortening a processing time according to an arithmetic operation.SOLUTION: The computer system includes a CPU 1, an RAM I/F 2, and the reconfigurable arithmetic device 4. The reconfigurable arithmetic device includes: an input terminal 31; an output terminal 32; a plurality of PE 33, a network 34 whose connecting state is changeable; a reconfigurable incorporated RAM 14 arranged in the address space of the RAM I/F 2; and control parts 31 and 32. The arithmetic operation includes a first type of instruction and a second type of instruction. The CPU 1 writes the first type of instruction in the first address of the reconfigurable incorporated RAM, and writes variable data in the second address, and the control part decodes the written first type of instruction, and sets a plurality of PE and the network, and the CPU 1 writes the variable data of the second type of instruction in the fixed input address of the reconfigurable incorporated RAM, and the control part sets the plurality of PE and the network in response to this.