BUILT-IN TEST CIRCUIT, INTEGRATED CIRCUIT DEVICE, METHOD OF INITIALIZATION TEST OF SYNCHRONOUS CIRCUIT HAVING SCAN FUNCTION, AND METHOD OF GENERATING TEST PATTERN DATA
PROBLEM TO BE SOLVED: To easily perform an initialization test of a scan FF circuit by a simple design flow without providing any dedicated pads. SOLUTION: A built-in test circuit 2 includes: a scan chain 14 to which a plurality of synchronous circuits 12 having scan functions that are utilized as s...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!