DEVICE AND METHOD FOR CONTROL OF MEMORY

PROBLEM TO BE SOLVED: To improve the efficiency of transfer of data in a memory system. SOLUTION: An adaptor 211 arranged in the pre-stage of an arbiter 310 includes an address converter and a request divider. The address converter is configured to convert a logical address included in a request iss...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KENJO YUKINAO, MATSUI YASUHIRO, TANAKA YOSHIO, IGARASHI TAKAHIRO, TAKAGI SATOSHI, SAOTOME MASAHIKO, SUMIHIRO HIROSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To improve the efficiency of transfer of data in a memory system. SOLUTION: An adaptor 211 arranged in the pre-stage of an arbiter 310 includes an address converter and a request divider. The address converter is configured to convert a logical address included in a request issued from a client 111 through a request line 121 into a physical address of a memory system 500. The request divider is configured to divide a converted request converted by the address converter by a command unit for the memory system 500. This request divider is configured to output the divided request through a division request line 311 to the arbiter 310. The arbiter 310 is configured to perform arbitration on a basis of the physical address indicated in the divided request output from the request divider. COPYRIGHT: (C)2011,JPO&INPIT