SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME

PROBLEM TO BE SOLVED: To achieve good adhesiveness of a metal film and insulation layer even in a via hole. SOLUTION: The method for manufacturing a substrate with a metal film includes preparation of a first insulation layer 31, formation of a first conductive circuit 21 on the first surface of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TOMINAGA RYOJIRO, NIKI NORIO, ISHIDA ATSUSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TOMINAGA RYOJIRO
NIKI NORIO
ISHIDA ATSUSHI
description PROBLEM TO BE SOLVED: To achieve good adhesiveness of a metal film and insulation layer even in a via hole. SOLUTION: The method for manufacturing a substrate with a metal film includes preparation of a first insulation layer 31, formation of a first conductive circuit 21 on the first surface of the first insulation layer 31, formation of a second insulation layer 32 on the first surface of the first insulation layer 31 and on the first conductive circuit 21, formation of a through-hole (a via hole 41) tapered from the first surface toward the first conductive circuit 21 in the second insulation layer 32, formation of a composition containing a polymerization initiator and a polymerizable compound on an inner wall of the through hole, formation of a graft polymer 411 on the inner wall of the through-hole by irradiating energy on the composition, application of a plating catalyst 412 on the graft polymer 411, and formation of an electroless-plated film 413 on the inner wall of the through hole. The first surface of the first insulation layer 31 faces to the second surface of the second insulation layer 32. COPYRIGHT: (C)2011,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2010245517A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2010245517A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2010245517A3</originalsourceid><addsrcrecordid>eNrjZHAIDnUKDglyDHFVCPcM8VDwdQ1x9FFw8_Tx1VFw9HMB8T38XRTc_IMUfB39Qt0cnUNCgzz93BVCPFwVgh19XXkYWNMSc4pTeaE0N4OSm2uIs4duakF-fGpxQWJyal5qSbxXgJGBoYGRiampobmjMVGKAOEGKsc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>TOMINAGA RYOJIRO ; NIKI NORIO ; ISHIDA ATSUSHI</creator><creatorcontrib>TOMINAGA RYOJIRO ; NIKI NORIO ; ISHIDA ATSUSHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To achieve good adhesiveness of a metal film and insulation layer even in a via hole. SOLUTION: The method for manufacturing a substrate with a metal film includes preparation of a first insulation layer 31, formation of a first conductive circuit 21 on the first surface of the first insulation layer 31, formation of a second insulation layer 32 on the first surface of the first insulation layer 31 and on the first conductive circuit 21, formation of a through-hole (a via hole 41) tapered from the first surface toward the first conductive circuit 21 in the second insulation layer 32, formation of a composition containing a polymerization initiator and a polymerizable compound on an inner wall of the through hole, formation of a graft polymer 411 on the inner wall of the through-hole by irradiating energy on the composition, application of a plating catalyst 412 on the graft polymer 411, and formation of an electroless-plated film 413 on the inner wall of the through hole. The first surface of the first insulation layer 31 faces to the second surface of the second insulation layer 32. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20101028&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010245517A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20101028&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010245517A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TOMINAGA RYOJIRO</creatorcontrib><creatorcontrib>NIKI NORIO</creatorcontrib><creatorcontrib>ISHIDA ATSUSHI</creatorcontrib><title>SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME</title><description>PROBLEM TO BE SOLVED: To achieve good adhesiveness of a metal film and insulation layer even in a via hole. SOLUTION: The method for manufacturing a substrate with a metal film includes preparation of a first insulation layer 31, formation of a first conductive circuit 21 on the first surface of the first insulation layer 31, formation of a second insulation layer 32 on the first surface of the first insulation layer 31 and on the first conductive circuit 21, formation of a through-hole (a via hole 41) tapered from the first surface toward the first conductive circuit 21 in the second insulation layer 32, formation of a composition containing a polymerization initiator and a polymerizable compound on an inner wall of the through hole, formation of a graft polymer 411 on the inner wall of the through-hole by irradiating energy on the composition, application of a plating catalyst 412 on the graft polymer 411, and formation of an electroless-plated film 413 on the inner wall of the through hole. The first surface of the first insulation layer 31 faces to the second surface of the second insulation layer 32. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAIDnUKDglyDHFVCPcM8VDwdQ1x9FFw8_Tx1VFw9HMB8T38XRTc_IMUfB39Qt0cnUNCgzz93BVCPFwVgh19XXkYWNMSc4pTeaE0N4OSm2uIs4duakF-fGpxQWJyal5qSbxXgJGBoYGRiampobmjMVGKAOEGKsc</recordid><startdate>20101028</startdate><enddate>20101028</enddate><creator>TOMINAGA RYOJIRO</creator><creator>NIKI NORIO</creator><creator>ISHIDA ATSUSHI</creator><scope>EVB</scope></search><sort><creationdate>20101028</creationdate><title>SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME</title><author>TOMINAGA RYOJIRO ; NIKI NORIO ; ISHIDA ATSUSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2010245517A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>TOMINAGA RYOJIRO</creatorcontrib><creatorcontrib>NIKI NORIO</creatorcontrib><creatorcontrib>ISHIDA ATSUSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TOMINAGA RYOJIRO</au><au>NIKI NORIO</au><au>ISHIDA ATSUSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME</title><date>2010-10-28</date><risdate>2010</risdate><abstract>PROBLEM TO BE SOLVED: To achieve good adhesiveness of a metal film and insulation layer even in a via hole. SOLUTION: The method for manufacturing a substrate with a metal film includes preparation of a first insulation layer 31, formation of a first conductive circuit 21 on the first surface of the first insulation layer 31, formation of a second insulation layer 32 on the first surface of the first insulation layer 31 and on the first conductive circuit 21, formation of a through-hole (a via hole 41) tapered from the first surface toward the first conductive circuit 21 in the second insulation layer 32, formation of a composition containing a polymerization initiator and a polymerizable compound on an inner wall of the through hole, formation of a graft polymer 411 on the inner wall of the through-hole by irradiating energy on the composition, application of a plating catalyst 412 on the graft polymer 411, and formation of an electroless-plated film 413 on the inner wall of the through hole. The first surface of the first insulation layer 31 faces to the second surface of the second insulation layer 32. COPYRIGHT: (C)2011,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2010245517A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title SUBSTRATE WITH METAL FILM, AND METHOD FOR MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T20%3A52%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TOMINAGA%20RYOJIRO&rft.date=2010-10-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2010245517A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true