THREE-DIMENSIONAL ELECTRONICS PACKAGE
PROBLEM TO BE SOLVED: To provide a three-dimensional electronics package including a logic die which is made more compact and a memory die which is not rapidly made more compact. SOLUTION: The electronics package 100 includes a substrate 105 having a planar surface 107, a memory die 110 and a logic...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide a three-dimensional electronics package including a logic die which is made more compact and a memory die which is not rapidly made more compact. SOLUTION: The electronics package 100 includes a substrate 105 having a planar surface 107, a memory die 110 and a logic die 120. Memory circuit components 112 are interconnected to memory die contacts 114 located on an outer surface 116 of a face 118 of the memory die. Logic circuit components 122 are interconnected to logic die contacts 124 located on an outer surface 126 of a face 128 of the logic die. Memory die contacts and the logic die contacts are interconnected such that the face of the memory die opposes the face of the logic die. A plurality of bonds 130 interconnect input-output contacts 132 on the planar surface of the substrate, to external die contacts 135 on one of the face of the logic die or the face of the memory die. One face opposes the planar surface, and the other face is not directly connected to the interconnect input-output contacts. COPYRIGHT: (C)2011,JPO&INPIT |
---|