WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO

PROBLEM TO BE SOLVED: To provide wafer level, chip scale semiconductor device packaging compositions capable of providing high density, small scale circuitry lines without the use of photolithography, and a method relating thereto. SOLUTION: The wafer level package comprises a stress buffer layer 10...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	TSAI BIN-HONG COLIN, LEE YUEH-LING, CHU JAMES, CHEN CHENGUNG, YUN HAO
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	TSAI BIN-HONG COLIN LEE YUEH-LING CHU JAMES CHEN CHENGUNG YUN HAO
description	PROBLEM TO BE SOLVED: To provide wafer level, chip scale semiconductor device packaging compositions capable of providing high density, small scale circuitry lines without the use of photolithography, and a method relating thereto. SOLUTION: The wafer level package comprises a stress buffer layer 105 containing a polymer binder and a spinel crystal filler in both a non-activated and a laser activated form. The stress buffer layer 105 is patterned with a laser to thereby activate the filler, and the laser ablation path can then be selectively metalized. COPYRIGHT: (C)2010,JPO&INPIT
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2010212665A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2010212665A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2010212665A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAuDqL-w-FcoVbsflyuTTRNQnrWsRSJk2ih_j8i-AFOb3nLbLhizREs92xzIG0CdISWoePWkHfqQuIjKO4NMQSkMzbGNUC-Db4zYrzLAZ2ClkV7BZEtyjeI5sji19niPj7mtPm5yrY1C-ldml5Dmqfxlp7pPZxCWeyLcl9W1REPf6UPhIozSg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO</title><source>esp@cenet</source><creator>TSAI BIN-HONG COLIN ; LEE YUEH-LING ; CHU JAMES ; CHEN CHENGUNG ; YUN HAO</creator><creatorcontrib>TSAI BIN-HONG COLIN ; LEE YUEH-LING ; CHU JAMES ; CHEN CHENGUNG ; YUN HAO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide wafer level, chip scale semiconductor device packaging compositions capable of providing high density, small scale circuitry lines without the use of photolithography, and a method relating thereto. SOLUTION: The wafer level package comprises a stress buffer layer 105 containing a polymer binder and a spinel crystal filler in both a non-activated and a laser activated form. The stress buffer layer 105 is patterned with a laser to thereby activate the filler, and the laser ablation path can then be selectively metalized. COPYRIGHT: (C)2010,JPO&INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100924&DB=EPODOC&CC=JP&NR=2010212665A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100924&DB=EPODOC&CC=JP&NR=2010212665A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSAI BIN-HONG COLIN</creatorcontrib><creatorcontrib>LEE YUEH-LING</creatorcontrib><creatorcontrib>CHU JAMES</creatorcontrib><creatorcontrib>CHEN CHENGUNG</creatorcontrib><creatorcontrib>YUN HAO</creatorcontrib><title>WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO</title><description>PROBLEM TO BE SOLVED: To provide wafer level, chip scale semiconductor device packaging compositions capable of providing high density, small scale circuitry lines without the use of photolithography, and a method relating thereto. SOLUTION: The wafer level package comprises a stress buffer layer 105 containing a polymer binder and a spinel crystal filler in both a non-activated and a laser activated form. The stress buffer layer 105 is patterned with a laser to thereby activate the filler, and the laser ablation path can then be selectively metalized. COPYRIGHT: (C)2010,JPO&INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAuDqL-w-FcoVbsflyuTTRNQnrWsRSJk2ih_j8i-AFOb3nLbLhizREs92xzIG0CdISWoePWkHfqQuIjKO4NMQSkMzbGNUC-Db4zYrzLAZ2ClkV7BZEtyjeI5sji19niPj7mtPm5yrY1C-ldml5Dmqfxlp7pPZxCWeyLcl9W1REPf6UPhIozSg</recordid><startdate>20100924</startdate><enddate>20100924</enddate><creator>TSAI BIN-HONG COLIN</creator><creator>LEE YUEH-LING</creator><creator>CHU JAMES</creator><creator>CHEN CHENGUNG</creator><creator>YUN HAO</creator><scope>EVB</scope></search><sort><creationdate>20100924</creationdate><title>WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO</title><author>TSAI BIN-HONG COLIN ; LEE YUEH-LING ; CHU JAMES ; CHEN CHENGUNG ; YUN HAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2010212665A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TSAI BIN-HONG COLIN</creatorcontrib><creatorcontrib>LEE YUEH-LING</creatorcontrib><creatorcontrib>CHU JAMES</creatorcontrib><creatorcontrib>CHEN CHENGUNG</creatorcontrib><creatorcontrib>YUN HAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSAI BIN-HONG COLIN</au><au>LEE YUEH-LING</au><au>CHU JAMES</au><au>CHEN CHENGUNG</au><au>YUN HAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO</title><date>2010-09-24</date><risdate>2010</risdate><abstract>PROBLEM TO BE SOLVED: To provide wafer level, chip scale semiconductor device packaging compositions capable of providing high density, small scale circuitry lines without the use of photolithography, and a method relating thereto. SOLUTION: The wafer level package comprises a stress buffer layer 105 containing a polymer binder and a spinel crystal filler in both a non-activated and a laser activated form. The stress buffer layer 105 is patterned with a laser to thereby activate the filler, and the laser ablation path can then be selectively metalized. COPYRIGHT: (C)2010,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JP2010212665A
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
title	WAFER LEVEL, CHIP SCALE SEMICONDUCTOR DEVICE PACKAGING COMPOSITION, AND METHOD RELATING THERETO
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T10%3A09%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSAI%20BIN-HONG%20COLIN&rft.date=2010-09-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2010212665A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true