BUFFER CIRCUIT INSERTION METHOD, BUFFER CIRCUIT INSERTION DEVICE, AND BUFFER CIRCUIT INSERTION PROGRAM

PROBLEM TO BE SOLVED: To solve the problem that arrangement congestion on a layout pattern rises, and wiring property decreases in a conventional buffer circuit insertion method. SOLUTION: A buffer circuit insertion device includes: a storage part 11 for storing layout information and occupancy rate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KITAYAMA TOMOHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To solve the problem that arrangement congestion on a layout pattern rises, and wiring property decreases in a conventional buffer circuit insertion method. SOLUTION: A buffer circuit insertion device includes: a storage part 11 for storing layout information and occupancy rate upper limit value; a buffer circuit insertion place retrieval part 10 for specifying an insertion place where a buffer circuit is inserted based on the layout information; a cell occupancy rate check part 12 for calculating the arrangement congestion of a prescribed region including the insertion place; and a buffer circuit insertion processing part 13 for arranging the buffer circuit in the prescribed region when the arrangement congestion is equal to or less than the occupancy rate upper limit value, and for outputting the layout information after the arrangement of the buffer circuit in the storage part. COPYRIGHT: (C)2010,JPO&INPIT