MEMORY ACCESS DEVICE INCLUDING MULTIPROCESSOR
PROBLEM TO BE SOLVED: To provide a memory access device including a multiprocessor connected to a specific memory. SOLUTION: The memory access device includes: first and second processors; first and second transaction controllers connected to the first and second processors, respectively; a memory a...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide a memory access device including a multiprocessor connected to a specific memory. SOLUTION: The memory access device includes: first and second processors; first and second transaction controllers connected to the first and second processors, respectively; a memory access switch to which each of the first and second transaction controllers is connected; and a memory controller connected to the memory access switch, for controlling a memory device. When the first and second processors access the memory device simultaneously, while the first processor accesses the memory device, the second processor stores an address or data into the second transaction controller. Consequently, a plurality of processors accessing a specific memory simultaneously can perform other operations during standby. COPYRIGHT: (C)2010,JPO&INPIT |
---|