SEMICONDUCTOR DEVICE

SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device in which a plated film is formed on bonding pads on a surface of an interconnection substrate on which semiconductor chips are mounted. SOLUTION: A package substrate 1 on which semiconductor chips 2A, 2B, 2C are mounted includes...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAITO TAKAHIRO, KIKUCHI TAKAFUMI, SUMI YOSHIYUKI, IKEGAMI HIKARI, SATO TOSHIHIKO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAITO TAKAHIRO
KIKUCHI TAKAFUMI
SUMI YOSHIYUKI
IKEGAMI HIKARI
SATO TOSHIHIKO
description PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device in which a plated film is formed on bonding pads on a surface of an interconnection substrate on which semiconductor chips are mounted. SOLUTION: A package substrate 1 on which semiconductor chips 2A, 2B, 2C are mounted includes side faces formed by cutting with a dicing blade. Interconnections 5 connected to the bonding pads 9, for electrolytic plating on surfaces of the bonding pads 9, are formed on the package substrate 1. The interconnections 5 for electrolytic plating extend toward the side faces of the package substrate 1, and the ends of the interconnections are arranged inner from the side faces. COPYRIGHT: (C)2010,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2010050489A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2010050489A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2010050489A3</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhgYGpgYmFpaOxkQpAgC8lx8Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>NAITO TAKAHIRO ; KIKUCHI TAKAFUMI ; SUMI YOSHIYUKI ; IKEGAMI HIKARI ; SATO TOSHIHIKO</creator><creatorcontrib>NAITO TAKAHIRO ; KIKUCHI TAKAFUMI ; SUMI YOSHIYUKI ; IKEGAMI HIKARI ; SATO TOSHIHIKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device in which a plated film is formed on bonding pads on a surface of an interconnection substrate on which semiconductor chips are mounted. SOLUTION: A package substrate 1 on which semiconductor chips 2A, 2B, 2C are mounted includes side faces formed by cutting with a dicing blade. Interconnections 5 connected to the bonding pads 9, for electrolytic plating on surfaces of the bonding pads 9, are formed on the package substrate 1. The interconnections 5 for electrolytic plating extend toward the side faces of the package substrate 1, and the ends of the interconnections are arranged inner from the side faces. COPYRIGHT: (C)2010,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100304&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010050489A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100304&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010050489A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAITO TAKAHIRO</creatorcontrib><creatorcontrib>KIKUCHI TAKAFUMI</creatorcontrib><creatorcontrib>SUMI YOSHIYUKI</creatorcontrib><creatorcontrib>IKEGAMI HIKARI</creatorcontrib><creatorcontrib>SATO TOSHIHIKO</creatorcontrib><title>SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device in which a plated film is formed on bonding pads on a surface of an interconnection substrate on which semiconductor chips are mounted. SOLUTION: A package substrate 1 on which semiconductor chips 2A, 2B, 2C are mounted includes side faces formed by cutting with a dicing blade. Interconnections 5 connected to the bonding pads 9, for electrolytic plating on surfaces of the bonding pads 9, are formed on the package substrate 1. The interconnections 5 for electrolytic plating extend toward the side faces of the package substrate 1, and the ends of the interconnections are arranged inner from the side faces. COPYRIGHT: (C)2010,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhgYGpgYmFpaOxkQpAgC8lx8Y</recordid><startdate>20100304</startdate><enddate>20100304</enddate><creator>NAITO TAKAHIRO</creator><creator>KIKUCHI TAKAFUMI</creator><creator>SUMI YOSHIYUKI</creator><creator>IKEGAMI HIKARI</creator><creator>SATO TOSHIHIKO</creator><scope>EVB</scope></search><sort><creationdate>20100304</creationdate><title>SEMICONDUCTOR DEVICE</title><author>NAITO TAKAHIRO ; KIKUCHI TAKAFUMI ; SUMI YOSHIYUKI ; IKEGAMI HIKARI ; SATO TOSHIHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2010050489A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>NAITO TAKAHIRO</creatorcontrib><creatorcontrib>KIKUCHI TAKAFUMI</creatorcontrib><creatorcontrib>SUMI YOSHIYUKI</creatorcontrib><creatorcontrib>IKEGAMI HIKARI</creatorcontrib><creatorcontrib>SATO TOSHIHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAITO TAKAHIRO</au><au>KIKUCHI TAKAFUMI</au><au>SUMI YOSHIYUKI</au><au>IKEGAMI HIKARI</au><au>SATO TOSHIHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE</title><date>2010-03-04</date><risdate>2010</risdate><abstract>PROBLEM TO BE SOLVED: To improve reliability of a semiconductor device in which a plated film is formed on bonding pads on a surface of an interconnection substrate on which semiconductor chips are mounted. SOLUTION: A package substrate 1 on which semiconductor chips 2A, 2B, 2C are mounted includes side faces formed by cutting with a dicing blade. Interconnections 5 connected to the bonding pads 9, for electrolytic plating on surfaces of the bonding pads 9, are formed on the package substrate 1. The interconnections 5 for electrolytic plating extend toward the side faces of the package substrate 1, and the ends of the interconnections are arranged inner from the side faces. COPYRIGHT: (C)2010,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2010050489A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T08%3A47%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAITO%20TAKAHIRO&rft.date=2010-03-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2010050489A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true