METHOD FOR CONFIRMING ACCESS ADDRESS OF TEST PATTERN IN DIGITAL VIRTUAL TEST SYSTEM
PROBLEM TO BE SOLVED: To solve a problem that when transmitting a test pattern from an LSI tester in the LSI tester or an LSI tester simulation model, which range of an address area in a DUT memory is accessed can not be known and a defect of the test pattern cannot be previously detected. SOLUTION:...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To solve a problem that when transmitting a test pattern from an LSI tester in the LSI tester or an LSI tester simulation model, which range of an address area in a DUT memory is accessed can not be known and a defect of the test pattern cannot be previously detected. SOLUTION: A digital virtual test system including a semiconductor simulation model and an LSI tester simulation model includes a determination means for comparing and determining whether an address signal for accessing a memory function model in the semiconductor simulation model accesses a predetermined address in an address range of the memory function model or not to detect a defect of a test pattern using the LSI tester or the LSI tester simulation model. COPYRIGHT: (C)2010,JPO&INPIT |
---|