MULTIPLE ELECTRONICALLY-INTERLOCKING APPARATUS

MULTIPLE ELECTRONICALLY-INTERLOCKING APPARATUS

PROBLEM TO BE SOLVED: To provide a multiple electronically-interlocking apparatus that is highly reliable and exposes abnormalities of a plurality of arithmetic processing units within a given period of time by periodically checking internal statuses of the arithmetic processing units after compress...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WATABE TEI, FUJIMOTO KOJI
Format: Patent
Sprache:eng
Schlagworte:
CONTROL OR REGULATING SYSTEMS IN GENERAL
CONTROLLING
ENSURING THE SAFETY OF RAILWAY TRAFFIC
FUNCTIONAL ELEMENTS OF SUCH SYSTEMS
GUIDING RAILWAY TRAFFIC
MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS
PERFORMING OPERATIONS
PHYSICS
RAILWAYS
REGULATING
TRANSPORTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a multiple electronically-interlocking apparatus that is highly reliable and exposes abnormalities of a plurality of arithmetic processing units within a given period of time by periodically checking internal statuses of the arithmetic processing units after compressing an amount of information. SOLUTION: The multiple electronically-interlocking apparatus includes the plurality of arithmetic processing units and a checking device. Each of the arithmetic processing units periodically processes data so that its internal status is compressed in the amount of information. The processed data is checked by the checking device, and if the data is matched, the checking device determines that all the arithmetic processing units are normal, and if the data is not matched, the checking device determines that one or some of the arithmetic processing units is/are abnormal. COPYRIGHT: (C)2010,JPO&INPIT