INTER-PROCESSOR COMMUNICATION CONTROLLER

PROBLEM TO BE SOLVED: To solve the problem that in a system for transmitting/receiving data between a plurality of processors and performing signal processing, when a processor cannot execute processing at a timing designated in a time table, congestion occurs in the signal processing, so that throu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OFUJI KENICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To solve the problem that in a system for transmitting/receiving data between a plurality of processors and performing signal processing, when a processor cannot execute processing at a timing designated in a time table, congestion occurs in the signal processing, so that throughput of the system is reduced. SOLUTION: When a delay occurs in a reception processor PU(RX) accessed from a plurality of processors for data communication, which shifts from communication processing to data processing, a monitoring processor SVP acquires network configuration information from a network configuration information generation/storage part equipped therein, specifies a transmission processor, updates the time table TBL, and distributes it to the transmission processor PU(TX) to improve the throughput. COPYRIGHT: (C)2010,JPO&INPIT