PHYSICAL QUANTITY DETECTION CIRCUIT, PHYSICAL QUANTITY SENSOR DEVICE EQUIPPED THEREWITH, METHOD FOR DETECTING PHYSICAL QUANTITY

PROBLEM TO BE SOLVED: To enhance the accuracy of phase adjustment while preventing a sampling frequency from increasing. SOLUTION: A shift register 100R generates a plurality of delay clocks CC1, CC2, ..., by sequentially shifting a function clock CKa having the same frequency as the sampling freque...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MUROYA SEIICHI, KAINO YOICHI, INUKAI FUMITO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To enhance the accuracy of phase adjustment while preventing a sampling frequency from increasing. SOLUTION: A shift register 100R generates a plurality of delay clocks CC1, CC2, ..., by sequentially shifting a function clock CKa having the same frequency as the sampling frequency in synchronization with a multiplication clock CKx, having a frequency higher than the sampling frequency. A selector 100S selects any one from among the delay clocks CC1, CC2, ..., to output a selected delay clock as a sampling clock CKsp. An analog/digital conversion circuit 104 converts an analog sensor signal Ssnc into a digital sensor signal Dsnc, in synchronization with the sampling clock CKsp from a sampling phase adjustment circuit 100. COPYRIGHT: (C)2010,JPO&INPIT