NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR

NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR

PROBLEM TO BE SOLVED: To vary an intrinsic breakdown voltage and a soft breakdown voltage without varying the area of a transistor. SOLUTION: A peripheral circuit for driving a memory cell transistor in a memory cell array includes at least a first transistor. The first transistor includes a gate el...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GOMIKAWA KENJI, NOGUCHI MITSUHIRO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GOMIKAWA KENJI
NOGUCHI MITSUHIRO
description PROBLEM TO BE SOLVED: To vary an intrinsic breakdown voltage and a soft breakdown voltage without varying the area of a transistor. SOLUTION: A peripheral circuit for driving a memory cell transistor in a memory cell array includes at least a first transistor. The first transistor includes a gate electrode 26 formed on a surface of a semiconductor substrate 1 with a gate insulating film 25 interposed, a channel region 22 formed right below the gate electrode 26, a source-drain diffusion region 21 formed in a manner of self-matching with the gate electrode 26, and an overlap region 24 formed right below the gate electrode 26 that the channel region 22 and source-drain diffusion region 21 overlap with. COPYRIGHT: (C)2009,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2009206450A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2009206450A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2009206450A3</originalsourceid><addsrcrecordid>eNrjZPDy8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUggGEo7urgourmGezq4Kjn4uQGaAj2uIp7-fQkhkgKuCr3-wQkiQo1-wJ0gtDwNrWmJOcSovlOZmUHJzDXH20E0tyI9PLS5ITE7NSy2J9wowMjCwNDIwMzE1cDQmShEA-ZkuTQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR</title><source>esp@cenet</source><creator>GOMIKAWA KENJI ; NOGUCHI MITSUHIRO</creator><creatorcontrib>GOMIKAWA KENJI ; NOGUCHI MITSUHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To vary an intrinsic breakdown voltage and a soft breakdown voltage without varying the area of a transistor. SOLUTION: A peripheral circuit for driving a memory cell transistor in a memory cell array includes at least a first transistor. The first transistor includes a gate electrode 26 formed on a surface of a semiconductor substrate 1 with a gate insulating film 25 interposed, a channel region 22 formed right below the gate electrode 26, a source-drain diffusion region 21 formed in a manner of self-matching with the gate electrode 26, and an overlap region 24 formed right below the gate electrode 26 that the channel region 22 and source-drain diffusion region 21 overlap with. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090910&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009206450A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090910&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009206450A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOMIKAWA KENJI</creatorcontrib><creatorcontrib>NOGUCHI MITSUHIRO</creatorcontrib><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR</title><description>PROBLEM TO BE SOLVED: To vary an intrinsic breakdown voltage and a soft breakdown voltage without varying the area of a transistor. SOLUTION: A peripheral circuit for driving a memory cell transistor in a memory cell array includes at least a first transistor. The first transistor includes a gate electrode 26 formed on a surface of a semiconductor substrate 1 with a gate insulating film 25 interposed, a channel region 22 formed right below the gate electrode 26, a source-drain diffusion region 21 formed in a manner of self-matching with the gate electrode 26, and an overlap region 24 formed right below the gate electrode 26 that the channel region 22 and source-drain diffusion region 21 overlap with. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPDy8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUggGEo7urgourmGezq4Kjn4uQGaAj2uIp7-fQkhkgKuCr3-wQkiQo1-wJ0gtDwNrWmJOcSovlOZmUHJzDXH20E0tyI9PLS5ITE7NSy2J9wowMjCwNDIwMzE1cDQmShEA-ZkuTQ</recordid><startdate>20090910</startdate><enddate>20090910</enddate><creator>GOMIKAWA KENJI</creator><creator>NOGUCHI MITSUHIRO</creator><scope>EVB</scope></search><sort><creationdate>20090910</creationdate><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR</title><author>GOMIKAWA KENJI ; NOGUCHI MITSUHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2009206450A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GOMIKAWA KENJI</creatorcontrib><creatorcontrib>NOGUCHI MITSUHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOMIKAWA KENJI</au><au>NOGUCHI MITSUHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR</title><date>2009-09-10</date><risdate>2009</risdate><abstract>PROBLEM TO BE SOLVED: To vary an intrinsic breakdown voltage and a soft breakdown voltage without varying the area of a transistor. SOLUTION: A peripheral circuit for driving a memory cell transistor in a memory cell array includes at least a first transistor. The first transistor includes a gate electrode 26 formed on a surface of a semiconductor substrate 1 with a gate insulating film 25 interposed, a channel region 22 formed right below the gate electrode 26, a source-drain diffusion region 21 formed in a manner of self-matching with the gate electrode 26, and an overlap region 24 formed right below the gate electrode 26 that the channel region 22 and source-drain diffusion region 21 overlap with. COPYRIGHT: (C)2009,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2009206450A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DEPLETION TYPE MOS TRANSISTOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T17%3A55%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOMIKAWA%20KENJI&rft.date=2009-09-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2009206450A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true