IRIG SIGNAL DECODING CIRCUIT

PROBLEM TO BE SOLVED: To provide an inexpensive and small IRIG signal decoding circuit which can catch a signal change irrespective of a voltage level of an IRIG signal. SOLUTION: The IRIG signal decoding circuit is provided with an external input insulating means 1 receiving only an AC component of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIKITA TAKEO, UCHIKAWA TATSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide an inexpensive and small IRIG signal decoding circuit which can catch a signal change irrespective of a voltage level of an IRIG signal. SOLUTION: The IRIG signal decoding circuit is provided with an external input insulating means 1 receiving only an AC component of the IRIG signal inputted from the outside, a peak holding circuit 2 holding a maximum amplitude value of the IRIG signal received by the external input insulating means 1, a 1/n-fold amplifying circuit 3 amplifying the maximum amplitude value held by the peak holding circuit 2 1/n-times, a comparator 4 comparing an output value of the 1/n-fold amplifying circuit 3 with an amplitude value of each IRIG signal, and an extracting means 5 extracting a marker code and a logic code from the IRIG signal by obtaining a rate of duration of the signal exceeding an output value of the 1/n-fold amplifying circuit 3, output from the comparator 4, and duration of the signal which does not exceed the output value of the 1/n-fold amplifying circuit 3. COPYRIGHT: (C)2008,JPO&INPIT