SEMICONDUCTOR DEVICE, AND DELAY ADJUSTING METHOD THEREOF

PROBLEM TO BE SOLVED: To obtain an almost constant delay characteristic in an output signal without depending on fluctuations of a device conditions, such as temperature and power supply voltage. SOLUTION: This semiconductor device for processing a data signal in synchronization with a reference clo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OTANI MASATO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To obtain an almost constant delay characteristic in an output signal without depending on fluctuations of a device conditions, such as temperature and power supply voltage. SOLUTION: This semiconductor device for processing a data signal in synchronization with a reference clock is provided with a delay circuit for delaying the reference clock by a time shorter than one cycle of the reference clock for each predetermined delay time, a plurality of flip-flop circuits for respectively sampling a data signal sampled by the reference clock by each clock signal of an output of the delay circuit, and a selection circuit for selecting any of output signals of the respective flip-flop circuits and to output. COPYRIGHT: (C)2008,JPO&INPIT