ERROR CORRECTION CIRCUIT AND METHOD FOR REDUCING MISCORRECTION PROBABILITY AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE CIRCUIT

PROBLEM TO BE SOLVED: To provide an error correction circuit which is capable of improving the reliability of data by reducing the increase in hardware addition and error correction time and reducing the miscorrection probability of miscorrecting errors. SOLUTION: The error correction circuit includes an error check and correction (ECC) encoder and an ECC decoder. The ECC encoder generates syndrome data enabling h-bit error correction based on information data and a generator polynomial, where h is 2 or an integer greater than 2. The ECC decoder may operate in a single mode for detecting an error position with respect to a maximum of (h-j) bits in the information data based on encoded data including the information data and the syndrome data. The ECC decoder may operate in a first operation mode for detecting an error position with respect to a maximum of h bits in the information data or in a second operation mode for detecting an error position with respect to a maximum of (h-j) bits in the information data based on encoded data including the information data and the syndrome data. COPYRIGHT: (C)2008,JPO&INPIT