CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM
PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be acces...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MATSUZAKI HIDENORI MORI TATSUYA SHONO TOKUJI ASANO SHIGEHIRO |
| description | PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be accessed in a storage region 131A and the storage region of the other cache memory device, and transmits access information to the storage region 131A to the other cache memory device based on the relation information, and receives the access information from the other cache memory device based on the relation information for sharing data. Thus, it is possible to reduce cache miss, and to improve an operating speed. COPYRIGHT: (C)2008,JPO&INPIT |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2008152571A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2008152571A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2008152571A3</originalsourceid><addsrcrecordid>eNrjZNB1dnT2cFXwdfX1D4pUcHEN83R2VXD0c1HwDfUJ8QwI8nd2DQ72D1IIjgwOcfXlYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgYWhqZGpuaGjsZEKQIADYUmBg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM</title><source>esp@cenet</source><creator>MATSUZAKI HIDENORI ; MORI TATSUYA ; SHONO TOKUJI ; ASANO SHIGEHIRO</creator><creatorcontrib>MATSUZAKI HIDENORI ; MORI TATSUYA ; SHONO TOKUJI ; ASANO SHIGEHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be accessed in a storage region 131A and the storage region of the other cache memory device, and transmits access information to the storage region 131A to the other cache memory device based on the relation information, and receives the access information from the other cache memory device based on the relation information for sharing data. Thus, it is possible to reduce cache miss, and to improve an operating speed. COPYRIGHT: (C)2008,JPO&INPIT</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080703&DB=EPODOC&CC=JP&NR=2008152571A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080703&DB=EPODOC&CC=JP&NR=2008152571A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MATSUZAKI HIDENORI</creatorcontrib><creatorcontrib>MORI TATSUYA</creatorcontrib><creatorcontrib>SHONO TOKUJI</creatorcontrib><creatorcontrib>ASANO SHIGEHIRO</creatorcontrib><title>CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM</title><description>PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be accessed in a storage region 131A and the storage region of the other cache memory device, and transmits access information to the storage region 131A to the other cache memory device based on the relation information, and receives the access information from the other cache memory device based on the relation information for sharing data. Thus, it is possible to reduce cache miss, and to improve an operating speed. COPYRIGHT: (C)2008,JPO&INPIT</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB1dnT2cFXwdfX1D4pUcHEN83R2VXD0c1HwDfUJ8QwI8nd2DQ72D1IIjgwOcfXlYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgYWhqZGpuaGjsZEKQIADYUmBg</recordid><startdate>20080703</startdate><enddate>20080703</enddate><creator>MATSUZAKI HIDENORI</creator><creator>MORI TATSUYA</creator><creator>SHONO TOKUJI</creator><creator>ASANO SHIGEHIRO</creator><scope>EVB</scope></search><sort><creationdate>20080703</creationdate><title>CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM</title><author>MATSUZAKI HIDENORI ; MORI TATSUYA ; SHONO TOKUJI ; ASANO SHIGEHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2008152571A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MATSUZAKI HIDENORI</creatorcontrib><creatorcontrib>MORI TATSUYA</creatorcontrib><creatorcontrib>SHONO TOKUJI</creatorcontrib><creatorcontrib>ASANO SHIGEHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MATSUZAKI HIDENORI</au><au>MORI TATSUYA</au><au>SHONO TOKUJI</au><au>ASANO SHIGEHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM</title><date>2008-07-03</date><risdate>2008</risdate><abstract>PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be accessed in a storage region 131A and the storage region of the other cache memory device, and transmits access information to the storage region 131A to the other cache memory device based on the relation information, and receives the access information from the other cache memory device based on the relation information for sharing data. Thus, it is possible to reduce cache miss, and to improve an operating speed. COPYRIGHT: (C)2008,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2008152571A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T09%3A22%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MATSUZAKI%20HIDENORI&rft.date=2008-07-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2008152571A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |