CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM

CACHE MEMORY DEVICE AND MULTIPROCESSOR SYSTEM

PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be acces...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MATSUZAKI HIDENORI, MORI TATSUYA, SHONO TOKUJI, ASANO SHIGEHIRO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a cache memory device and a multiprocessor system for reducing cache miss, and for increasing an operation speed. SOLUTION: A cache memory device 130A in a multiprocessor system receives relation information to be determined based on the relevancy of data to be accessed in a storage region 131A and the storage region of the other cache memory device, and transmits access information to the storage region 131A to the other cache memory device based on the relation information, and receives the access information from the other cache memory device based on the relation information for sharing data. Thus, it is possible to reduce cache miss, and to improve an operating speed. COPYRIGHT: (C)2008,JPO&INPIT