DUAL ACCESS DRAM, INTEGRATED CIRCUIT MEMORY, AND METHOD FOR OPERATING INTEGRATED CIRCUIT MEMORY HAVING PLURALITY OF DRAM SUB-ARRAYS

PROBLEM TO BE SOLVED: To provide memory architecture achieving read or write from the outside of an integrated circuit can be performed, or data transfer between unconcerned DRAM sub-arrays while transferring or reading data from a memory cell specified with the same address to a second DRAM subarra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OSCAR FREDERICK JONES JR, PARRIS MICHAEL C, BUTLER DOUGLAS BLAINE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide memory architecture achieving read or write from the outside of an integrated circuit can be performed, or data transfer between unconcerned DRAM sub-arrays while transferring or reading data from a memory cell specified with the same address to a second DRAM subarray. SOLUTION: A dual access DRAM includes first and second sets of data lines. By adding a second set of multiplexing transistors to data lines that are controlled with timing and addressing similar to an existing set of multiplexing transistors, data can be transferred to a second subarray by way of an additional set of data lines. The second set of data lines are additional internal read/write lines used in addition to the normal set of data lines. The second set of data lines are designed to have short lengths with correspondingly low capacitance so that additional loading on the sense amplifiers is small. COPYRIGHT: (C)2008,JPO&INPIT