SELECTION CIRCUIT, AND SEMICONDUCTOR DEVICE EQUIPPED WITH THE SAME, D/A CONVERSION CIRCUIT, AND LIQUID CRYSTAL DISPLAY DEVICE

PROBLEM TO BE SOLVED: To provide a selection circuit capable of reducing a transistor appropriation area, a semiconductor device equipped with the same, a D/A conversion circuit, and a liquid crystal display device. SOLUTION: There is provided four 2 input selection circuits 50 to 53 for selecting o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: UTO SHINYA, KOKUBU MASATOSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a selection circuit capable of reducing a transistor appropriation area, a semiconductor device equipped with the same, a D/A conversion circuit, and a liquid crystal display device. SOLUTION: There is provided four 2 input selection circuits 50 to 53 for selecting one of two inputs in response with complementary high-order 1 bit selection D2 and *D2 among 3 bit selection signals, and 4 input selection circuits 24A for selecting the inputs in response with complementary low-order 2 bit selection signals D1, *D1, D0, and *D0. In each of the 2 input selection circuits 50 to 53, one end of the two switching transistors is commonly connected and both switching transistors are arranged in the same line and to adjoin each other. The four input selection circuits 24X has four analog switch circuits series connected with the two switching transistors arranged in the same line, is juxtaposed with the analog switch circuits, and is arranged in the same line as the corresponding two input selection circuits. The four input selection circuits may be so constituted as to have the three 2 input selection circuits arranged in a tree form and to select the inputs by a tournament system. COPYRIGHT: (C)2008,JPO&INPIT