RECONFIGURABLE ARITHMETIC DEVICE

PROBLEM TO BE SOLVED: To switch the circuit configuration of a plurality of reconfigurable arithmetic unit groups for each group in a reconfigurable arithmetic device. SOLUTION: The reconfigurable arithmetic device comprises: a plurality of reconfigurable arithmetic unit groups 34, 35 and 36 includi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KASAMA ICHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To switch the circuit configuration of a plurality of reconfigurable arithmetic unit groups for each group in a reconfigurable arithmetic device. SOLUTION: The reconfigurable arithmetic device comprises: a plurality of reconfigurable arithmetic unit groups 34, 35 and 36 including at least one arithmetic unit; a reconfigurable bus network 5 which can use arbitrary output data of the arithmetic unit groups 34, 35 and 36 as arbitrary input data of the arithmetic unit groups 34, 35 and 36; a sequencer 31 for outputting address information and a switch timing signal for controlling the circuit configuration of the plurality of arithmetic unit groups 34, 35 and 36; and a circuit configuration outputting part 4 which can reconfigure the plurality of arithmetic unit groups 34, 35 and 36 for each group. COPYRIGHT: (C)2007,JPO&INPIT