PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME

PROBLEM TO BE SOLVED: To provide a phase locked loop circuit capable of coping with abnormity of a reference clock even when an abnormality occurs in the reference clock. SOLUTION: A counter 111 receives an external clock signal and generates a rectangular wave signal synchronously with an internal...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KATO MASAKI, SHIBAGAKI TARO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KATO MASAKI
SHIBAGAKI TARO
description PROBLEM TO BE SOLVED: To provide a phase locked loop circuit capable of coping with abnormity of a reference clock even when an abnormality occurs in the reference clock. SOLUTION: A counter 111 receives an external clock signal and generates a rectangular wave signal synchronously with an internal clock signal, a counter 112-2 generates a window signal required for detecting the abnormality of the external clock signal from the internal clock signal, and an abnormality decision control section 114-2 decides whether or not a leading of the rectangular wave signal is within a high level period of the window signal, controls the counter 111 so that the leading of the rectangular wave signal is within the high level period of the window signal when the leading of the rectangular wave signal is not within a high level period of the window signal, and controls ON/OFF of a switch 130, so as to control application of a control voltage to a voltage controlled crystal oscillator 12. COPYRIGHT: (C)2007,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2007235576A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2007235576A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2007235576A3</originalsourceid><addsrcrecordid>eNrjZLAM8HAMdlXw8Xf2dnUBUv4BCs6eQc6hniEKjn4uCs7-fiFB_j4Kvq4hHv4uCqHBQEVOkQrBjr6uPAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDA3MjY1NTczNGYKEUAsDoo1Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME</title><source>esp@cenet</source><creator>KATO MASAKI ; SHIBAGAKI TARO</creator><creatorcontrib>KATO MASAKI ; SHIBAGAKI TARO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a phase locked loop circuit capable of coping with abnormity of a reference clock even when an abnormality occurs in the reference clock. SOLUTION: A counter 111 receives an external clock signal and generates a rectangular wave signal synchronously with an internal clock signal, a counter 112-2 generates a window signal required for detecting the abnormality of the external clock signal from the internal clock signal, and an abnormality decision control section 114-2 decides whether or not a leading of the rectangular wave signal is within a high level period of the window signal, controls the counter 111 so that the leading of the rectangular wave signal is within the high level period of the window signal when the leading of the rectangular wave signal is not within a high level period of the window signal, and controls ON/OFF of a switch 130, so as to control application of a control voltage to a voltage controlled crystal oscillator 12. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070913&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007235576A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070913&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007235576A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KATO MASAKI</creatorcontrib><creatorcontrib>SHIBAGAKI TARO</creatorcontrib><title>PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME</title><description>PROBLEM TO BE SOLVED: To provide a phase locked loop circuit capable of coping with abnormity of a reference clock even when an abnormality occurs in the reference clock. SOLUTION: A counter 111 receives an external clock signal and generates a rectangular wave signal synchronously with an internal clock signal, a counter 112-2 generates a window signal required for detecting the abnormality of the external clock signal from the internal clock signal, and an abnormality decision control section 114-2 decides whether or not a leading of the rectangular wave signal is within a high level period of the window signal, controls the counter 111 so that the leading of the rectangular wave signal is within the high level period of the window signal when the leading of the rectangular wave signal is not within a high level period of the window signal, and controls ON/OFF of a switch 130, so as to control application of a control voltage to a voltage controlled crystal oscillator 12. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAM8HAMdlXw8Xf2dnUBUv4BCs6eQc6hniEKjn4uCs7-fiFB_j4Kvq4hHv4uCqHBQEVOkQrBjr6uPAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDA3MjY1NTczNGYKEUAsDoo1Q</recordid><startdate>20070913</startdate><enddate>20070913</enddate><creator>KATO MASAKI</creator><creator>SHIBAGAKI TARO</creator><scope>EVB</scope></search><sort><creationdate>20070913</creationdate><title>PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME</title><author>KATO MASAKI ; SHIBAGAKI TARO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2007235576A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KATO MASAKI</creatorcontrib><creatorcontrib>SHIBAGAKI TARO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KATO MASAKI</au><au>SHIBAGAKI TARO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME</title><date>2007-09-13</date><risdate>2007</risdate><abstract>PROBLEM TO BE SOLVED: To provide a phase locked loop circuit capable of coping with abnormity of a reference clock even when an abnormality occurs in the reference clock. SOLUTION: A counter 111 receives an external clock signal and generates a rectangular wave signal synchronously with an internal clock signal, a counter 112-2 generates a window signal required for detecting the abnormality of the external clock signal from the internal clock signal, and an abnormality decision control section 114-2 decides whether or not a leading of the rectangular wave signal is within a high level period of the window signal, controls the counter 111 so that the leading of the rectangular wave signal is within the high level period of the window signal when the leading of the rectangular wave signal is not within a high level period of the window signal, and controls ON/OFF of a switch 130, so as to control application of a control voltage to a voltage controlled crystal oscillator 12. COPYRIGHT: (C)2007,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2007235576A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title PHASE LOCKED LOOP CIRCUIT AND CONTROL METHOD USED BY SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T15%3A03%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KATO%20MASAKI&rft.date=2007-09-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2007235576A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true