DISPLAY SYSTEM AND METHOD FOR TRANSMITTING DATA SIGNAL, CONTROL SIGNAL, CLOCK SIGNAL AND SETTING SIGNAL WITH EMBEDDING SYSTEM

PROBLEM TO BE SOLVED: To provide a display system for transmitting a data signal, control signal, clock signal and setting signal via an EDDS interface with an embedding system and a related data transmission system. SOLUTION: The display system includes an output unit which outputs an embedding sig...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	HAYASHI TETSUTATSU
Format:	Patent
Sprache:	eng
Schlagworte:	ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION CRYPTOGRAPHY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DISPLAY EDUCATION FREQUENCY-CHANGING NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEALS TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	PROBLEM TO BE SOLVED: To provide a display system for transmitting a data signal, control signal, clock signal and setting signal via an EDDS interface with an embedding system and a related data transmission system. SOLUTION: The display system includes an output unit which outputs an embedding signal including the data signal, control signal, clock signal and setting signal, a first receiver set including a first decoder which operates based on the first setting signal, data signal, control signal and clock signal and decodes the first embedding signal to generate a corresponding driving signal, a second receiver set including a second decoder which operates based on the second setting signal, data signal, control signal and clock signal and decodes the second embedding signal to generate a corresponding driving signal, and the EDDS interface. COPYRIGHT: (C)2007,JPO&INPIT