SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR

PROBLEM TO BE SOLVED: To provide a semiconductor device in which voids generated inside a trench are suppressed and will not be exposed to a trench front part. SOLUTION: In the semiconductor device, on an n+ type semiconductor substrate 3 (for instance, a silicon substrate) functioning as a drain la...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TOKANO KENICHI, SUGAYA HIROYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TOKANO KENICHI
SUGAYA HIROYUKI
description PROBLEM TO BE SOLVED: To provide a semiconductor device in which voids generated inside a trench are suppressed and will not be exposed to a trench front part. SOLUTION: In the semiconductor device, on an n+ type semiconductor substrate 3 (for instance, a silicon substrate) functioning as a drain layer, an n-type first semiconductor layer 4, whose main surface is ä100} is disposed by using an epitaxial growth method. A trench, for which the plane direction of the upper stage side face 6a is ä111} and the plane direction of the lower stage side face 6b is ä110} is cyclically formed, by anisotropically etching in the plane direction of the first semiconductor layer 4. Furthermore, inside the trench 6, a p-type second semiconductor layer 5 is embedded by the epitaxial growth method. COPYRIGHT: (C)2007,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2007173734A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2007173734A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2007173734A3</originalsourceid><addsrcrecordid>eNrjZDALdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXJ18w_iYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgbmhubG5sYmjsZEKQIAd5coiw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR</title><source>esp@cenet</source><creator>TOKANO KENICHI ; SUGAYA HIROYUKI</creator><creatorcontrib>TOKANO KENICHI ; SUGAYA HIROYUKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor device in which voids generated inside a trench are suppressed and will not be exposed to a trench front part. SOLUTION: In the semiconductor device, on an n+ type semiconductor substrate 3 (for instance, a silicon substrate) functioning as a drain layer, an n-type first semiconductor layer 4, whose main surface is ä100} is disposed by using an epitaxial growth method. A trench, for which the plane direction of the upper stage side face 6a is ä111} and the plane direction of the lower stage side face 6b is ä110} is cyclically formed, by anisotropically etching in the plane direction of the first semiconductor layer 4. Furthermore, inside the trench 6, a p-type second semiconductor layer 5 is embedded by the epitaxial growth method. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070705&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007173734A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070705&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007173734A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TOKANO KENICHI</creatorcontrib><creatorcontrib>SUGAYA HIROYUKI</creatorcontrib><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor device in which voids generated inside a trench are suppressed and will not be exposed to a trench front part. SOLUTION: In the semiconductor device, on an n+ type semiconductor substrate 3 (for instance, a silicon substrate) functioning as a drain layer, an n-type first semiconductor layer 4, whose main surface is ä100} is disposed by using an epitaxial growth method. A trench, for which the plane direction of the upper stage side face 6a is ä111} and the plane direction of the lower stage side face 6b is ä110} is cyclically formed, by anisotropically etching in the plane direction of the first semiconductor layer 4. Furthermore, inside the trench 6, a p-type second semiconductor layer 5 is embedded by the epitaxial growth method. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDALdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXJ18w_iYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgbmhubG5sYmjsZEKQIAd5coiw</recordid><startdate>20070705</startdate><enddate>20070705</enddate><creator>TOKANO KENICHI</creator><creator>SUGAYA HIROYUKI</creator><scope>EVB</scope></search><sort><creationdate>20070705</creationdate><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR</title><author>TOKANO KENICHI ; SUGAYA HIROYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2007173734A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TOKANO KENICHI</creatorcontrib><creatorcontrib>SUGAYA HIROYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TOKANO KENICHI</au><au>SUGAYA HIROYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR</title><date>2007-07-05</date><risdate>2007</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor device in which voids generated inside a trench are suppressed and will not be exposed to a trench front part. SOLUTION: In the semiconductor device, on an n+ type semiconductor substrate 3 (for instance, a silicon substrate) functioning as a drain layer, an n-type first semiconductor layer 4, whose main surface is ä100} is disposed by using an epitaxial growth method. A trench, for which the plane direction of the upper stage side face 6a is ä111} and the plane direction of the lower stage side face 6b is ä110} is cyclically formed, by anisotropically etching in the plane direction of the first semiconductor layer 4. Furthermore, inside the trench 6, a p-type second semiconductor layer 5 is embedded by the epitaxial growth method. COPYRIGHT: (C)2007,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2007173734A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T07%3A58%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TOKANO%20KENICHI&rft.date=2007-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2007173734A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true