MEMORY SYSTEM

PROBLEM TO BE SOLVED: To provide a memory system, capable of shortening the processing time in rearrangement of data (cached data) written in a memory regardless of addresses in the order of addresses. SOLUTION: The memory system comprises a nonvolatile semiconductor memory including first and secon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SUDA TAKANARI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a memory system, capable of shortening the processing time in rearrangement of data (cached data) written in a memory regardless of addresses in the order of addresses. SOLUTION: The memory system comprises a nonvolatile semiconductor memory including first and second original blocks OBM1 and OBM2 consisting of n-pieces of writing unit areas and first and second sub-blocks SB1 and SB2 consisting of a plurality of writing unit areas. A controller writes data with first to p-th (p is a natural number satisfying p