BUFFER MEMORY DEVICE AND DATA TRANSFER SYSTEM

PROBLEM TO BE SOLVED: To provide "a buffer memory device and a data transfer system" capable of transferring data so as to be independent from the operation frequency of data writing side and reading side and contributing to the absorption of an operation speed difference between devices i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MIYANO TAKAHIKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide "a buffer memory device and a data transfer system" capable of transferring data so as to be independent from the operation frequency of data writing side and reading side and contributing to the absorption of an operation speed difference between devices in a system and improvement of a transfer speed. SOLUTION: This buffer memory device is provided with a double buffer 11 having two buffers A and B, a FIFO (First-In First-Out) memory 12 connected to its lower stage and control sections 13-17; and is so constituted that the control sections 13-17 control the double buffer 11 to write data in one buffer A at a timing of the operation frequency f1 of a data supply source and to read the data from the other buffer B to the FIFO memory 12 at the timing of the operation frequency f2 of the data supply destination. COPYRIGHT: (C)2007,JPO&INPIT