SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To suppress multiple interrupt generation when clearing an interrupt factor. SOLUTION: A semiconductor device has a processor part 11, low speed modules MDL1 to MDL4, a first interrupt controller 9 and a second interrupt controller 37. The first interrupt controller controls in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MATSUMOTO YOSHIYUKI, NARUSE MINENOBU, SAITO SEIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To suppress multiple interrupt generation when clearing an interrupt factor. SOLUTION: A semiconductor device has a processor part 11, low speed modules MDL1 to MDL4, a first interrupt controller 9 and a second interrupt controller 37. The first interrupt controller controls interrupt requests from the low speed modules. The second interrupt controller controls external interrupt requests and an interrupt request generation notification from the first interrupt controller to notify the processor part of interrupt request generation. Before a return from interrupt handling caused by the interrupt request generation by the module to the preceding processing, the first interrupt controller masks the interrupt request generation notification to the second interrupt controller. With the mask, the processor part changes to an internal state capable of responding to a new interrupt request generation notification and instructs the low speed module to clear the interrupt factor. COPYRIGHT: (C)2007,JPO&INPIT