DUPLEX SYSTEM AND ITS COMMUNICATION METHOD

PROBLEM TO BE SOLVED: To realize a duplex system in which synchronization deviation does not occur between a control side CPU module and a standby side CPU module due to transitory noise and its communication method. SOLUTION: The two CPU modules have a CPU module control part, an equalization recog...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NISHIDA JUN, KOMIYA HIROYOSHI, KURONO MITSUHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To realize a duplex system in which synchronization deviation does not occur between a control side CPU module and a standby side CPU module due to transitory noise and its communication method. SOLUTION: The two CPU modules have a CPU module control part, an equalization recognizing part and a timer means, the CPU module control part of the standby side writes equalized information to the equalization recognizing part of the control side CPU module when memory equalization of the standby side CPU module finishes, the CPU module control part of the control part returns a response of equalization success to the CPU module control part of the standby side when recognizing that the equalized information is written in the equalization recognizing part, and in the CPU module control part of the control side, the timer means is configured so as to clear the equalized information of the equalization recognizing part after the elapse of a fixed period after the equalized information is written in the equalization recognizing part of the control side CPU module. COPYRIGHT: (C)2006,JPO&NCIPI