LOGICAL PROGRAM, METHOD AND SYSTEM FOR LAYOUT-DRIVEN, AREA-CONSTRAINED DESIGN OPTIMIZATION

PROBLEM TO BE SOLVED: To provide a method for optimizing layout-driven, area-constrained design, which includes accessing design and a layout of the design. SOLUTION: The layout includes blocks that partition a chip area of the design. Each block includes one or more of gates. The layout also includes a global routing of the nets. The method also includes performing a first timing analysis of the design and the layout and updating the design and the layout. The method also includes performing a second timing analysis of the design and the layout. The second timing analysis takes into account the updates to the design and the layout. The method also includes, if one or more results of the second timing analysis indicate that the design does not meet one or more predetermined design goals and indicate at least a predetermined amount of progress toward one or more of the design goals relative to one or more results of the first timing analysis, further updating the design and the layout. COPYRIGHT: (C)2006,JPO&NCIPI