SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor device for generating signal propagation delay without providing any delay element at a signal line side, and for easily forming an equivalent delay element on a chip or wiring board when a reference potential plane such as a GND plane faced to the ne...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HOTTA YUICHI, NAGAMATSU TORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor device for generating signal propagation delay without providing any delay element at a signal line side, and for easily forming an equivalent delay element on a chip or wiring board when a reference potential plane such as a GND plane faced to the neighborhood of the signal line exists. SOLUTION: In this semiconductor device, discontinuous points such as an interval 11 or slit are arranged just under the signal line of reference potential planes 20 and 30 such as a GND plane isolated from a signal line 10 and faced to the signal line so that the discontinuous points(interval 11) can be added to the signal line as a delay element. The discontinuous points are formed by proper dimension on the reference potential plane positioned near a wiring pattern formed on a semiconductor chip or a package board configuring the semiconductor device, so that the delay elements having desired characteristics can be equivalently and easily added according to the shape of not the signal line side of the wiring pattern but the reference potential plane side. COPYRIGHT: (C)2006,JPO&NCIPI