SEMICONDUCTOR MEMORY DEVICE AND ARRANGING METHOD OF THE SAME

PROBLEM TO BE SOLVED: To provide a semiconductor memory device where a layout area can be reduced and to provide an arranging method of the device. SOLUTION: The semiconductor memory device having a memory cell array is provided with a column selection signal line and a global data input/output sign...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PARK CHUL-WOO, KIN SEIKUN, RI TEIBAI, KWON HYUK-JOON, BOKU JUNSHOKU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor memory device where a layout area can be reduced and to provide an arranging method of the device. SOLUTION: The semiconductor memory device having a memory cell array is provided with a column selection signal line and a global data input/output signal line, which are arranged in the same layer on the memory cell array in the same direction, a word line and a first local data input/output signal line, which are disposed in a layer different from the column selection signal line on the memory cell array in a direction orthogonal with the column selection signal line, and a second local data input/output signal line installed in a layer different from the column selection signal line and the word line on the memory cell array in the same direction as the first local data input/output signal line. Thus, the layout area of the semiconductor memory device can be reduced. COPYRIGHT: (C)2006,JPO&NCIPI