SIGNAL PROCESSOR

PROBLEM TO BE SOLVED: To make a signal processor compatible with both video formats of HDs and SDs with small memory. SOLUTION: An image signal processing circuit 111 outputs an HD image signal. Character image information to be displayed is expanded by bit mapping and stored in an SDRAM 115. A vari...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OYAMA EIJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To make a signal processor compatible with both video formats of HDs and SDs with small memory. SOLUTION: An image signal processing circuit 111 outputs an HD image signal. Character image information to be displayed is expanded by bit mapping and stored in an SDRAM 115. A variable enlargement circuit 113 reduces the bit-mapped character image information. A down-converter 117 converts an HD signal into an SD signal. An image composing circuit 112 puts the character image information yet to be reduced together with the HD output of the image signal processing circuit 111. The image composing circuit 118 puts the reduced character image information together with the SD output of the down-converter 117. COPYRIGHT: (C)2006,JPO&NCIPI