ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD

ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide an element forming board, capable of suppressing reliability deterioration for a jointed part in the element forming board provided with the structure for sealing the element, and to provide its manufacturing method. SOLUTION: The semiconductor device 1 is provided w...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OKAYAMA YOSHIHISA
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OKAYAMA YOSHIHISA
description PROBLEM TO BE SOLVED: To provide an element forming board, capable of suppressing reliability deterioration for a jointed part in the element forming board provided with the structure for sealing the element, and to provide its manufacturing method. SOLUTION: The semiconductor device 1 is provided with the device part 2, and the device part 2 comprises a semiconductor substrate 3 formed of an element 4, wiring 6a-6c for connecting the element 4 and pads 5a-5c, and a dummy wiring 7. Moreover, the semiconductor device 1 is provided with a cap 8 for covering and sealing the element 4. The dummy wiring 7 reduces the level difference, formed in the part for the jointing part to which the cap 8 is jointed, and formed with wiring 6a-6c on the semiconductor substrate 3 at the part for the jointing part. COPYRIGHT: (C)2006,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2005310936A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2005310936A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2005310936A3</originalsourceid><addsrcrecordid>eNrjZDBy9XH1dfULUXDzD_L19HNXcPJ3DHJRcPRzUfAMCVbwdfQLdXN0DgkNAsn5uoZ4-LvwMLCmJeYUp_JCaW4GJTfXEGcP3dSC_PjU4oLE5NS81JJ4rwAjAwNTY0MDS2MzR2OiFAEAtnMnIw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>OKAYAMA YOSHIHISA</creator><creatorcontrib>OKAYAMA YOSHIHISA</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an element forming board, capable of suppressing reliability deterioration for a jointed part in the element forming board provided with the structure for sealing the element, and to provide its manufacturing method. SOLUTION: The semiconductor device 1 is provided with the device part 2, and the device part 2 comprises a semiconductor substrate 3 formed of an element 4, wiring 6a-6c for connecting the element 4 and pads 5a-5c, and a dummy wiring 7. Moreover, the semiconductor device 1 is provided with a cap 8 for covering and sealing the element 4. The dummy wiring 7 reduces the level difference, formed in the part for the jointing part to which the cap 8 is jointed, and formed with wiring 6a-6c on the semiconductor substrate 3 at the part for the jointing part. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20051104&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005310936A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20051104&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005310936A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OKAYAMA YOSHIHISA</creatorcontrib><title>ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide an element forming board, capable of suppressing reliability deterioration for a jointed part in the element forming board provided with the structure for sealing the element, and to provide its manufacturing method. SOLUTION: The semiconductor device 1 is provided with the device part 2, and the device part 2 comprises a semiconductor substrate 3 formed of an element 4, wiring 6a-6c for connecting the element 4 and pads 5a-5c, and a dummy wiring 7. Moreover, the semiconductor device 1 is provided with a cap 8 for covering and sealing the element 4. The dummy wiring 7 reduces the level difference, formed in the part for the jointing part to which the cap 8 is jointed, and formed with wiring 6a-6c on the semiconductor substrate 3 at the part for the jointing part. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy9XH1dfULUXDzD_L19HNXcPJ3DHJRcPRzUfAMCVbwdfQLdXN0DgkNAsn5uoZ4-LvwMLCmJeYUp_JCaW4GJTfXEGcP3dSC_PjU4oLE5NS81JJ4rwAjAwNTY0MDS2MzR2OiFAEAtnMnIw</recordid><startdate>20051104</startdate><enddate>20051104</enddate><creator>OKAYAMA YOSHIHISA</creator><scope>EVB</scope></search><sort><creationdate>20051104</creationdate><title>ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD</title><author>OKAYAMA YOSHIHISA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2005310936A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OKAYAMA YOSHIHISA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OKAYAMA YOSHIHISA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD</title><date>2005-11-04</date><risdate>2005</risdate><abstract>PROBLEM TO BE SOLVED: To provide an element forming board, capable of suppressing reliability deterioration for a jointed part in the element forming board provided with the structure for sealing the element, and to provide its manufacturing method. SOLUTION: The semiconductor device 1 is provided with the device part 2, and the device part 2 comprises a semiconductor substrate 3 formed of an element 4, wiring 6a-6c for connecting the element 4 and pads 5a-5c, and a dummy wiring 7. Moreover, the semiconductor device 1 is provided with a cap 8 for covering and sealing the element 4. The dummy wiring 7 reduces the level difference, formed in the part for the jointing part to which the cap 8 is jointed, and formed with wiring 6a-6c on the semiconductor substrate 3 at the part for the jointing part. COPYRIGHT: (C)2006,JPO&amp;NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2005310936A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title ELEMENT FORMING BOARD AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T16%3A55%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OKAYAMA%20YOSHIHISA&rft.date=2005-11-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2005310936A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true