PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD
PROBLEM TO BE SOLVED: To provide a printed wiring board which reconciles both a thin-line and high-density conductor pattern and connection reliability, and to provide its manufacturing method. SOLUTION: Thin steps 21 are formed at peripheral edges of through holes of conductor patterns 2 formed on...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SUGIYAMA TEI IMAMURA EIJI |
description | PROBLEM TO BE SOLVED: To provide a printed wiring board which reconciles both a thin-line and high-density conductor pattern and connection reliability, and to provide its manufacturing method. SOLUTION: Thin steps 21 are formed at peripheral edges of through holes of conductor patterns 2 formed on both top and reverse surfaces 1A and 1B of an insulating substrate. On the thin steps 21, surface-directional plating parts 42 are laminated on the thin steps 21 to protrude from both ends of penetration-directional plating parts 41 deposited on the inner wall of the through hole 3 along the insulating substrate 1. Consequently, the conductor patterns 2 and the plated through holes 3 are interconnected having contact surfaces extending along the conductor patterns 2 and in a direction crossing it. COPYRIGHT: (C)2006,JPO&NCIPI |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2005286122A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2005286122A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2005286122A3</originalsourceid><addsrcrecordid>eNrjZDAMCPL0C3F1UQj3BDLcFZz8HYNcFBz9XBQ8Q4IVfB39Qt0cnUNCwXK-riEe_i48DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwMDUyMLM0MjI0ZgoRQCYPSbq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>SUGIYAMA TEI ; IMAMURA EIJI</creator><creatorcontrib>SUGIYAMA TEI ; IMAMURA EIJI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a printed wiring board which reconciles both a thin-line and high-density conductor pattern and connection reliability, and to provide its manufacturing method. SOLUTION: Thin steps 21 are formed at peripheral edges of through holes of conductor patterns 2 formed on both top and reverse surfaces 1A and 1B of an insulating substrate. On the thin steps 21, surface-directional plating parts 42 are laminated on the thin steps 21 to protrude from both ends of penetration-directional plating parts 41 deposited on the inner wall of the through hole 3 along the insulating substrate 1. Consequently, the conductor patterns 2 and the plated through holes 3 are interconnected having contact surfaces extending along the conductor patterns 2 and in a direction crossing it. COPYRIGHT: (C)2006,JPO&NCIPI</description><edition>7</edition><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20051013&DB=EPODOC&CC=JP&NR=2005286122A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20051013&DB=EPODOC&CC=JP&NR=2005286122A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUGIYAMA TEI</creatorcontrib><creatorcontrib>IMAMURA EIJI</creatorcontrib><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a printed wiring board which reconciles both a thin-line and high-density conductor pattern and connection reliability, and to provide its manufacturing method. SOLUTION: Thin steps 21 are formed at peripheral edges of through holes of conductor patterns 2 formed on both top and reverse surfaces 1A and 1B of an insulating substrate. On the thin steps 21, surface-directional plating parts 42 are laminated on the thin steps 21 to protrude from both ends of penetration-directional plating parts 41 deposited on the inner wall of the through hole 3 along the insulating substrate 1. Consequently, the conductor patterns 2 and the plated through holes 3 are interconnected having contact surfaces extending along the conductor patterns 2 and in a direction crossing it. COPYRIGHT: (C)2006,JPO&NCIPI</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMCPL0C3F1UQj3BDLcFZz8HYNcFBz9XBQ8Q4IVfB39Qt0cnUNCwXK-riEe_i48DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwMDUyMLM0MjI0ZgoRQCYPSbq</recordid><startdate>20051013</startdate><enddate>20051013</enddate><creator>SUGIYAMA TEI</creator><creator>IMAMURA EIJI</creator><scope>EVB</scope></search><sort><creationdate>20051013</creationdate><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><author>SUGIYAMA TEI ; IMAMURA EIJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2005286122A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUGIYAMA TEI</creatorcontrib><creatorcontrib>IMAMURA EIJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUGIYAMA TEI</au><au>IMAMURA EIJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><date>2005-10-13</date><risdate>2005</risdate><abstract>PROBLEM TO BE SOLVED: To provide a printed wiring board which reconciles both a thin-line and high-density conductor pattern and connection reliability, and to provide its manufacturing method. SOLUTION: Thin steps 21 are formed at peripheral edges of through holes of conductor patterns 2 formed on both top and reverse surfaces 1A and 1B of an insulating substrate. On the thin steps 21, surface-directional plating parts 42 are laminated on the thin steps 21 to protrude from both ends of penetration-directional plating parts 41 deposited on the inner wall of the through hole 3 along the insulating substrate 1. Consequently, the conductor patterns 2 and the plated through holes 3 are interconnected having contact surfaces extending along the conductor patterns 2 and in a direction crossing it. COPYRIGHT: (C)2006,JPO&NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2005286122A |
source | esp@cenet |
subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
title | PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T20%3A56%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUGIYAMA%20TEI&rft.date=2005-10-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2005286122A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |