METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE

PROBLEM TO BE SOLVED: To provide a method for filling up a separation trench in a silicon integrated circuit having at least one p-n junction or a phase boundary of different materials before forming a separation structure. SOLUTION: This method relates to filling of the separation trench and a capa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ECONOMIKOS LAERTIS, DIVAKARUNI RAMA, JAMMY RAJARAO, SHAFER PADRAIC C, BELYANSKY MICHAEL P, SETTLEMYER JR KENNETH T
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ECONOMIKOS LAERTIS
DIVAKARUNI RAMA
JAMMY RAJARAO
SHAFER PADRAIC C
BELYANSKY MICHAEL P
SETTLEMYER JR KENNETH T
description PROBLEM TO BE SOLVED: To provide a method for filling up a separation trench in a silicon integrated circuit having at least one p-n junction or a phase boundary of different materials before forming a separation structure. SOLUTION: This method relates to filling of the separation trench and a capacitor trench including a perpendicular field-effect transistor (FET) having aspect ratios up to a maximum of 60 (or p-n junction at an arbitrary front level or the phase boundary of the different materials) obtained through a process. The process comprises a step of coating a spin-on material based on silazane with low molecular weight, a step of performing prebake of the coated material at temperature less than about 450°C within oxygen atmosphere, a step of converting the stress of the material by heating within H2O atmosphere at intermediate temperature in the range from 450°C-800°C, a step of obtaining a material stable up to a maximum of 1000°C, which has compressive stress which can be adjusted by changing process parameters resulting from heating again within O2atmosphere at high temperature, and which has durability sufficiently resisting to CMP having an etching rate comparable to that of oxide dielectrics formed using the high-density plasma (HDP) technique. COPYRIGHT: (C)2005,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2004363595A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2004363595A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2004363595A3</originalsourceid><addsrcrecordid>eNqNi7sKwkAQANNYiPoPi70QjBEs12STW7nkjruNok0IctqIBuL_4wM_wGqKmRlH14pEmRwK46BgrbkuobHgyaJDYVODF9dk0jgChfuPVlwqQG8pE_g2cGBRUKGQY9SwRU85vE9r9NGzxhPWNI1Gl-42hNmPk2hekGRqEfpHG4a-O4d7eLY7u4zjVbJO0k2KyV_RC17xNeM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE</title><source>esp@cenet</source><creator>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER JR KENNETH T</creator><creatorcontrib>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER JR KENNETH T</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method for filling up a separation trench in a silicon integrated circuit having at least one p-n junction or a phase boundary of different materials before forming a separation structure. SOLUTION: This method relates to filling of the separation trench and a capacitor trench including a perpendicular field-effect transistor (FET) having aspect ratios up to a maximum of 60 (or p-n junction at an arbitrary front level or the phase boundary of the different materials) obtained through a process. The process comprises a step of coating a spin-on material based on silazane with low molecular weight, a step of performing prebake of the coated material at temperature less than about 450°C within oxygen atmosphere, a step of converting the stress of the material by heating within H2O atmosphere at intermediate temperature in the range from 450°C-800°C, a step of obtaining a material stable up to a maximum of 1000°C, which has compressive stress which can be adjusted by changing process parameters resulting from heating again within O2atmosphere at high temperature, and which has durability sufficiently resisting to CMP having an etching rate comparable to that of oxide dielectrics formed using the high-density plasma (HDP) technique. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041224&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004363595A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041224&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004363595A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ECONOMIKOS LAERTIS</creatorcontrib><creatorcontrib>DIVAKARUNI RAMA</creatorcontrib><creatorcontrib>JAMMY RAJARAO</creatorcontrib><creatorcontrib>SHAFER PADRAIC C</creatorcontrib><creatorcontrib>BELYANSKY MICHAEL P</creatorcontrib><creatorcontrib>SETTLEMYER JR KENNETH T</creatorcontrib><title>METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE</title><description>PROBLEM TO BE SOLVED: To provide a method for filling up a separation trench in a silicon integrated circuit having at least one p-n junction or a phase boundary of different materials before forming a separation structure. SOLUTION: This method relates to filling of the separation trench and a capacitor trench including a perpendicular field-effect transistor (FET) having aspect ratios up to a maximum of 60 (or p-n junction at an arbitrary front level or the phase boundary of the different materials) obtained through a process. The process comprises a step of coating a spin-on material based on silazane with low molecular weight, a step of performing prebake of the coated material at temperature less than about 450°C within oxygen atmosphere, a step of converting the stress of the material by heating within H2O atmosphere at intermediate temperature in the range from 450°C-800°C, a step of obtaining a material stable up to a maximum of 1000°C, which has compressive stress which can be adjusted by changing process parameters resulting from heating again within O2atmosphere at high temperature, and which has durability sufficiently resisting to CMP having an etching rate comparable to that of oxide dielectrics formed using the high-density plasma (HDP) technique. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7sKwkAQANNYiPoPi70QjBEs12STW7nkjruNok0IctqIBuL_4wM_wGqKmRlH14pEmRwK46BgrbkuobHgyaJDYVODF9dk0jgChfuPVlwqQG8pE_g2cGBRUKGQY9SwRU85vE9r9NGzxhPWNI1Gl-42hNmPk2hekGRqEfpHG4a-O4d7eLY7u4zjVbJO0k2KyV_RC17xNeM</recordid><startdate>20041224</startdate><enddate>20041224</enddate><creator>ECONOMIKOS LAERTIS</creator><creator>DIVAKARUNI RAMA</creator><creator>JAMMY RAJARAO</creator><creator>SHAFER PADRAIC C</creator><creator>BELYANSKY MICHAEL P</creator><creator>SETTLEMYER JR KENNETH T</creator><scope>EVB</scope></search><sort><creationdate>20041224</creationdate><title>METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE</title><author>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER JR KENNETH T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2004363595A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ECONOMIKOS LAERTIS</creatorcontrib><creatorcontrib>DIVAKARUNI RAMA</creatorcontrib><creatorcontrib>JAMMY RAJARAO</creatorcontrib><creatorcontrib>SHAFER PADRAIC C</creatorcontrib><creatorcontrib>BELYANSKY MICHAEL P</creatorcontrib><creatorcontrib>SETTLEMYER JR KENNETH T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ECONOMIKOS LAERTIS</au><au>DIVAKARUNI RAMA</au><au>JAMMY RAJARAO</au><au>SHAFER PADRAIC C</au><au>BELYANSKY MICHAEL P</au><au>SETTLEMYER JR KENNETH T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE</title><date>2004-12-24</date><risdate>2004</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method for filling up a separation trench in a silicon integrated circuit having at least one p-n junction or a phase boundary of different materials before forming a separation structure. SOLUTION: This method relates to filling of the separation trench and a capacitor trench including a perpendicular field-effect transistor (FET) having aspect ratios up to a maximum of 60 (or p-n junction at an arbitrary front level or the phase boundary of the different materials) obtained through a process. The process comprises a step of coating a spin-on material based on silazane with low molecular weight, a step of performing prebake of the coated material at temperature less than about 450°C within oxygen atmosphere, a step of converting the stress of the material by heating within H2O atmosphere at intermediate temperature in the range from 450°C-800°C, a step of obtaining a material stable up to a maximum of 1000°C, which has compressive stress which can be adjusted by changing process parameters resulting from heating again within O2atmosphere at high temperature, and which has durability sufficiently resisting to CMP having an etching rate comparable to that of oxide dielectrics formed using the high-density plasma (HDP) technique. COPYRIGHT: (C)2005,JPO&amp;NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2004363595A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR FILLING UP SEPARATION STRUCTURE HAVING HIGH ASPECT RATIO WITH MATERIAL BASED ON POLYSILAZANE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T13%3A57%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ECONOMIKOS%20LAERTIS&rft.date=2004-12-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2004363595A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true