SEMICONDUCTOR MEMORY DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor memory device in which defect detection can be performed in a short period oftime and the circuit area is small. SOLUTION: A bit line equalizer circuit 30a equalizes respectively bit lines BL to a bit line potential VBLA and bit lines /BL to a bit lin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TOMIUE KENJI, HORIBATAKE SHUICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor memory device in which defect detection can be performed in a short period oftime and the circuit area is small. SOLUTION: A bit line equalizer circuit 30a equalizes respectively bit lines BL to a bit line potential VBLA and bit lines /BL to a bit line potential VBLB in accordance with activation of a bit line equalizing signal BLEQ. A read error in which a short circuit of WL-BC(BL) and a short circuit of WL-SC(SN) are reflected can be detected more quickly without increasing the circuit area by setting the bit lines potential VBLA for the bit lines BL higher than the bit lines potential VBLB for the bit lines /BL. COPYRIGHT: (C)2005,JPO&NCIPI