WIRING BOARD

PROBLEM TO BE SOLVED: To provide a wiring board in which the effect of a parasitic capacitance between an electrode pad and a surface conductor can be reduced effectively even when the face conductor is arranged in flush with the electrode pad and thereby impedance matching in the entire signal tran...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUGIMOTO YASUHIRO, HIGO ICHIEI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a wiring board in which the effect of a parasitic capacitance between an electrode pad and a surface conductor can be reduced effectively even when the face conductor is arranged in flush with the electrode pad and thereby impedance matching in the entire signal transmission path can be realized easily. SOLUTION: In the wiring board 1, the surface conductor 17 is arranged directly under a second path end pad 20 through a directly under the dielectric layer V12. The main surface of the directly under dielectric layer V12 arranged with the second path end pad 20 is covered with a path end side surface conductor 19, and an opening 19a for second path end pad is formed at a position corresponding to a core side pad 18 of the path end side surface conductor 19. A second path end pad 20 is arranged on the inside of the opening 19a for second path end pad to form an annular path end pad gap 20c between the second path end pad 20 and the opening 19a for second path end pad. Width a of the path end pad gap is set larger than the thickness f of the directly under dielectric layer V12. COPYRIGHT: (C)2004,JPO&NCIPI