AUTOMATIC SELECTION AND ARRANGEMENT OF MEMORY IN DESIGN OF INTEGRATED CIRCUIT

PROBLEM TO BE SOLVED: To provide a tool for generating an exact and optimum memory set on an integrated circuit from combination of memory structure automatically created from usable spreading and/or a logic array. SOLUTION: When a slice having many blocks which are already spread and logically inte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NATION GEORGE W, DELP GARY S, REULAND PAUL G
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a tool for generating an exact and optimum memory set on an integrated circuit from combination of memory structure automatically created from usable spreading and/or a logic array. SOLUTION: When a slice having many blocks which are already spread and logically integrated is provided, a memory generation tool (330) by this invention is optimized so as to be suitable for requirements of a memory of a customer in consideration of a usable spreading memory and a gate array of the slice. The memory generation tool (330) has a memory manager (332), a memory resource database (334), a memory resource selector (336) and a memory composer (338). A memory conforming to design is generated from a usable memory in the memory resource database (334) by functions of the components. COPYRIGHT: (C)2004,JPO&NCIPI