WIRING PATTERN GENERATION METHOD AND WIRING PATTERN GENERATION DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit applied with a proper wiring delay countermeasure, having desired characteristics. SOLUTION: After deciding arrangement positions of elements mounted in the semiconductor integrated circuit, a distance of a shortest route connecting the elements is found to calculate a provisional delay value, the provisional delay value and a required delay time in each wire are compared, the wiring is classified into cases as this result, positions and the number of used contacts in multilayer wiring are found such that the required delay value is realized, and a wiring pattern is generated on the basis of the found contact positions. COPYRIGHT: (C)2004,JPO